SOC Static Timing Analysis Engineer

7 days ago


Bengaluru, Karnataka, India Careernet Full time ₹ 15,00,000 - ₹ 25,00,000 per year

Key Skills: Static Timing Analysis,PrimeTime

Roles and Responsibilities:

  • Conduct block-level and full-chip static timing analysis across all phases of development.
  • Develop timing methodologies and infrastructure from RTL synthesis to timing closure.
  • Collaborate with architects and designers to define block and chip-level timing constraints.
  • Define analysis scenarios and margin strategies with system and technology teams.
  • Establish comprehensive signoff methodology for robust silicon delivery.
  • Partner with physical design teams for timing closure and design sign-off.
  • Create ASIC timing constraints and drive closure using industry-standard tools.
  • Address deep-submicron STA challenges including crosstalk, IR drop, noise, POCV, etc.
  • Utilize scripting languages like csh/bash, TCL, and Python for automation.
  • Exhibit strong problem-solving, communication, and organizational skills in a fast-paced environment.

Skills Required:

Must-Have:

  • Strong expertise in Static Timing Analysis (STA)
  • Hands-on experience in block-level and full-chip timing analysis
  • Deep understanding of timing closure methodologies
  • Proficiency in scripting languages: TCL, Python, csh/bash
  • Knowledge of ASIC timing constraints and RTL-to-GDS flow
  • Familiarity with deep-submicron STA issues: crosstalk delay, noise glitch, POCV, IR-STA

Nice-to-Have:

  • Experience with PrimeTime or Tempus timing tools
  • Exposure to timing signoff methodologies and EDA tools
  • Strong collaboration and communication skills
  • Ability to work under aggressive schedules with cross-functional teams

Education: PhD, Master's Degree or Bachelor's Degree in Electrical Engineering (EE), Electrical Engineering and Computer Science (EECS), or Computer Science (CS).



  • Bengaluru, Karnataka, India LeadSoc Technologies Pvt Ltd Full time ₹ 15,00,000 - ₹ 25,00,000 per year

    Static Timing Analysis (STA) Engineer Job DescriptionJob SummaryThe Static Timing Analysis (STA) Engineer will own the timing sign-off and closure for complex integrated circuits (ICs) and/or System-on-Chips (SoCs). This role involves defining and validating timing constraints, performing multi-mode multi-corner (MMMC) timing analysis, and collaborating with...


  • Bengaluru, Karnataka, India, Karnataka LeadSoc Technologies Pvt Ltd Full time

    Static Timing Analysis (STA) EngineerJob Summary The Static Timing Analysis (STA) Engineer will own the timing sign-off and closure for complex integrated circuits (ICs) and/or System-on-Chips (SoCs). This role involves defining and validating timing constraints, performing multi-mode multi-corner (MMMC) timing analysis, and collaborating with design and...


  • Bengaluru, Karnataka, India, Karnataka LeadSoc Technologies Pvt Ltd Full time

    Static Timing Analysis (STA) Engineer Job DescriptionJob SummaryThe Static Timing Analysis (STA) Engineer will own the timing sign-off and closure for complex integrated circuits (ICs) and/or System-on-Chips (SoCs). This role involves defining and validating timing constraints, performing multi-mode multi-corner (MMMC) timing analysis, and collaborating with...


  • Bengaluru, Karnataka, India Capgemini Engineering Full time ₹ 20,00,000 - ₹ 25,00,000 per year

    Experience: 5+yearsLocation: BangaloreJob Description:As an STA Engineer, you will be responsible for timing closure and verification of complex ASIC or SoC designs. You will work closely with cross-functional teams including physical design, logic design, and architecture to ensure timing requirements are met across various design stages and process...


  • Bengaluru, Karnataka, India, Karnataka Capgemini Engineering Full time

    Experience: 5+yearsLocation: BangaloreJob Description:As an STA Engineer, you will be responsible for timing closure and verification of complex ASIC or SoC designs. You will work closely with cross-functional teams including physical design, logic design, and architecture to ensure timing requirements are met across various design stages and process...


  • Bengaluru, Karnataka, India Capgemini Engineering Full time ₹ 20,00,000 - ₹ 25,00,000 per year

    At Capgemini Engineering, the world leader in engineering services, we bring together a global team of engineers, scientists, and architects to help the world's most innovative companies unleash their potential. From autonomous cars to life-saving robots, our digital and software technology experts think outside the box as they provide unique R&D and...


  • Bengaluru, Karnataka, India Capgemini Full time ₹ 20,00,000 - ₹ 25,00,000 per year

    At Capgemini Engineering, the world leader in engineering services, we bring together a global team of engineers, scientists, and architects to help the world's most innovative companies unleash their potential. From autonomous cars to life-saving robots, our digital and software technology experts think outside the box as they provide unique R&D and...


  • Bengaluru, Karnataka, India Intel Corporation Full time ₹ 20,00,000 - ₹ 25,00,000 per year

    Job Details:Job Description: Performs physical design implementation of custom IP and SoC designs from RTL to GDS to create a design database that is ready for manufacturing. Conducts all aspects of the physical design flow including synthesis, place and route, clock tree synthesis, floor planning, static timing analysis, power/clock distribution,...


  • Bengaluru, Karnataka, India Intel Full time ₹ 12,00,000 - ₹ 36,00,000 per year

    Performs physical design implementation of CPU designs from RTL to GDS to create a design database that is ready for manufacturing.Conducts all aspects of the CPU physical design flow including synthesis, place and route, clock tree synthesis, floor planning, static timing analysis, power/clock distribution, reliability, and power and noise analysis.Conducts...


  • Bengaluru, Karnataka, India Capgemini Engineering Full time ₹ 15,00,000 - ₹ 20,00,000 per year

    Job DescriptionKey Responsibilities:Timing Analysis & Closur ePerform setup, hold, and skew analysis across Full-Chip, Sub-system, and IP levels.Achieve timing closure by resolving violations and optimizing paths.Constraint DevelopmentDefine and validate timing constraints (clocks, I/O delays, false/multi-cycle paths).Integrate constraints from multiple...