STA(Static Timing Analysis) Engineer
3 weeks ago
Experience: 5+years
Location: Bangalore
Job Description:
As an STA Engineer, you will be responsible for timing closure and verification of complex ASIC or SoC designs. You will work closely with cross-functional teams including physical design, logic design, and architecture to ensure timing requirements are met across various design stages and process corners.
Key Responsibilities:
- Own full-chip and block-level timing closure across RTL, synthesis, and physical implementation stages.
- Develop and validate timing constraints (SDC) for blocks, partitions, and full-chip designs.
- Perform timing analysis using industry-standard tools (e.g., PrimeTime, Tempus).
- Collaborate with design and architecture teams to define timing requirements and resolve timing violations.
- Analyze timing scenarios, margins, and corner cases.
- Integrate third-party IPs and derive timing signoff requirements.
- Optimize timing paths and reduce signoff corners by merging modes.
- Automate STA flows using scripting languages.
- Support test mode timing closure (e.g., scan shift, scan capture, BIST).
Primary Skills:
- Static Timing Analysis (STA): Deep expertise in STA tools like Synopsys PrimeTime, Cadence Tempus.
- Timing Constraints Development: Proficient in writing and validating SDC constraints.
- Scripting Languages: Strong skills in TCL, Perl, Python for automation.
- ASIC/SoC Design Knowledge: Understanding of synthesis, physical design, and backend flows.
- Corner and Mode Analysis: Experience with timing corners, process variations, and signal integrity.
- Constraint Debugging: Familiarity with tools like Synopsys GCA (Galaxy Constraint Analyzer).
Secondary Skills:
- Tool Proficiency: Experience with tools like Genus, Timevision, Fishtail, Tweaker.
- Low-Power Design: Knowledge of UPF, multi-voltage domains, and power gating.
- Custom IP Integration: Handling of PLLs, SerDes, ADC/DAC, GPIO, HSIO.
- Communication & Collaboration: Strong interpersonal skills for cross-functional teamwork.
- Mentorship: Ability to guide and mentor junior engineers.
- Process Node Experience: Familiarity with advanced nodes (3nm, 5nm, 7nm, FinFET).
-
Static Timing Analysis
3 weeks ago
Bengaluru, Karnataka, India, Karnataka LeadSoc Technologies Pvt Ltd Full timeStatic Timing Analysis (STA) EngineerJob Summary The Static Timing Analysis (STA) Engineer will own the timing sign-off and closure for complex integrated circuits (ICs) and/or System-on-Chips (SoCs). This role involves defining and validating timing constraints, performing multi-mode multi-corner (MMMC) timing analysis, and collaborating with design and...
-
Static Timing Analysis
3 weeks ago
Bengaluru, Karnataka, India, Karnataka LeadSoc Technologies Pvt Ltd Full timeStatic Timing Analysis (STA) Engineer Job DescriptionJob SummaryThe Static Timing Analysis (STA) Engineer will own the timing sign-off and closure for complex integrated circuits (ICs) and/or System-on-Chips (SoCs). This role involves defining and validating timing constraints, performing multi-mode multi-corner (MMMC) timing analysis, and collaborating with...
-
STA(Static Timing Analysis) Engineer
7 days ago
Bengaluru, Karnataka, India Capgemini Engineering Full time ₹ 20,00,000 - ₹ 25,00,000 per yearExperience: 5+yearsLocation: BangaloreJob Description:As an STA Engineer, you will be responsible for timing closure and verification of complex ASIC or SoC designs. You will work closely with cross-functional teams including physical design, logic design, and architecture to ensure timing requirements are met across various design stages and process...
-
Static Timing Analysis
2 weeks ago
Bengaluru, Karnataka, India LeadSoc Technologies Pvt Ltd Full time ₹ 15,00,000 - ₹ 25,00,000 per yearStatic Timing Analysis (STA) Engineer Job DescriptionJob SummaryThe Static Timing Analysis (STA) Engineer will own the timing sign-off and closure for complex integrated circuits (ICs) and/or System-on-Chips (SoCs). This role involves defining and validating timing constraints, performing multi-mode multi-corner (MMMC) timing analysis, and collaborating with...
-
SOC Static Timing Analysis Engineer
7 days ago
Bengaluru, Karnataka, India Careernet Full time ₹ 15,00,000 - ₹ 25,00,000 per yearKey Skills: Static Timing Analysis,PrimeTimeRoles and Responsibilities:Conduct block-level and full-chip static timing analysis across all phases of development.Develop timing methodologies and infrastructure from RTL synthesis to timing closure.Collaborate with architects and designers to define block and chip-level timing constraints.Define analysis...
-
STA Engineers
3 weeks ago
Bengaluru, Karnataka, India, Karnataka LeadSoc Technologies Pvt Ltd Full timeStatic Timing Analysis (STA) EngineerJob Summary The Static Timing Analysis (STA) Engineer will own the timing sign-off and closure for complex integrated circuits (ICs) and/or System-on-Chips (SoCs). This role involves defining and validating timing constraints, performing multi-mode multi-corner (MMMC) timing analysis, and collaborating with design and...
-
Static Timing Analysis Engineer
6 hours ago
Bengaluru, Karnataka, India Source-Right Inc. Full time ₹ 6,00,000 - ₹ 18,00,000 per yearPosition: Static Timing Analysis Engineer (SI50FT RM 3681)Job DescriptionSTA setup, convergence, reviews and signoff for multi-mode, multi-voltage domain designs.Timing analysis, validation and debug across multiple PVT conditions using Tempus.Run Primetime and/or Tempus for STA flow optimization and Spice to STA correlation.Hands-on experience with STA...
-
Static Timing Analysis
2 weeks ago
Bengaluru, Karnataka, India, Karnataka Mirafra Technologies Full timeWe’re Hiring – STA Engineer (Tempus Experience) | #Bangalore Join Mirafra Technologies, a leading name in VLSI design and innovation, and be part of a dynamic engineering team! Position: STA Engineer Experience: 4+ Years Location: BangaloreKey Skills & Responsibilities:Strong working knowledge of Synthesis, LEC, and STA concepts.Hands-on experience...
-
Senior Physical Design Engineer
3 weeks ago
Bengaluru, Karnataka, India, Karnataka L&T Technology Services Full timeLTTS is hiring for PD/STA Engineers with 7-10 years of experience.Job Location : BangaloreBelow is the job descriptionThe PD/STA Engineer will be responsible for pre-design and static timing analysis tasks to ensure efficient silicon bring-up and product success. Day-to-day tasks include collaborating with design teams, performing timing analysis, and...
-
Static Timing Analysis
3 weeks ago
Bengaluru, Karnataka, India, Karnataka L&T Technology Services Full timeLTTS is looking for STA engineers with 5+ Years of experience, Detailed JD is mentioned below :: • Good knowledge of timing closure knowledge for high frequency timing, congestion, and area sensitive designs. • Can work closely with FE team for constraints development and constraints cleanup. • Work with partitions/block owner to give timing ECO for...