Static Timing Analysis

13 hours ago


Bengaluru, Karnataka, India LeadSoc Technologies Pvt Ltd Full time ₹ 15,00,000 - ₹ 25,00,000 per year

Static Timing Analysis (STA) Engineer Job Description

Job Summary
The Static Timing Analysis (STA) Engineer will own the timing sign-off and closure for complex integrated circuits (ICs) and/or System-on-Chips (SoCs). This role involves defining and validating timing constraints, performing multi-mode multi-corner (MMMC) timing analysis, and collaborating with design and physical design teams to achieve the target operating frequency and performance metrics.

Key Responsibilities

  • Timing Sign-off and Analysis
  • Timing Closure Ownership: Drive all aspects of timing closure from pre-layout to post-layout for blocks, sub-systems, and/or the full chip.
  • Constraint Management: Develop, validate, and maintain Synopsys Design Constraints (SDC) and timing constraints for all functional and test modes (e.g., Scan, MBIST).
  • MMMC Analysis: Perform comprehensive timing analysis across multiple operating corners (Process, Voltage, Temperature - PVT) and various modes (Multi-Mode Multi-Corner).
  • Critical Path Identification: Analyze timing reports to identify and debug critical paths and resolve all Setup and Hold violations.
  • Signal Integrity (SI) & Noise: Incorporate advanced timing effects such as on-chip variation (OCV), signal integrity (crosstalk), and voltage drop (IR-drop aware STA) into the sign-off process.

Required Qualifications and Skills

Education

  • Bachelor's or Master's degree in Electrical Engineering (EE), Electronics Engineering, VLSI, or a related field.

Technical Skills & Experience

  • Experience:
    3+ years of experience in physical design, with a proven track record of tape-outs in advanced process nodes (e.g., 16nm, 7nm, 5nm, or lower).
  • EDA Tools:
    Expert proficiency with industry-standard
    Electronic Design Automation (EDA)
    tools from vendors like Synopsys (e.g., Fusion Compiler, ICC2, Primetime), Cadence (e.g., Innovus), or Mentor Graphics.

Soft Skills

  • Excellent analytical, debugging, and problem-solving skills.
  • Strong verbal and written communication skills.
  • Ability to work effectively in a team environment and collaborate across different engineering disciplines.

Experience Level :- 3yrs to 15yrs

Notice Period :- Immediate to 60 Days

Work Location :- Bangalore

Mode of Work :- WFO

Employment Type :- Permanent



  • Bengaluru, Karnataka, India Softview Infotech Full time ₹ 12,00,000 - ₹ 36,00,000 per year

    Hi Folks,Please find here JD for your reference.Work Location: BangaloreStatic Timing Analysis Engineer – Exp 8 yrs and higher.Job description :1.    STA setup, convergence, reviews and signoff for multi-mode, multi-voltage domain designs.2.    Timing analysis, validation and debug across multiple PVT conditions using Tempus or Primetime at chip...


  • Bengaluru, Karnataka, India MaimsD Technology Full time ₹ 15,00,000 - ₹ 25,00,000 per year

    Description : Job Title : STA Engineer Location : Bangalore, India Experience : 4 yearsJob Overview : We are seeking a highly skilled Design Verification and Static Timing Analysis (STA) Engineer with expertise in scan, ATPG, and SV UVM methodologies, as well as pre- and post-layout STA. The ideal candidate will be responsible for ensuring the...


  • Bengaluru, Karnataka, India, Karnataka LeadSoc Technologies Pvt Ltd Full time

    Static Timing Analysis (STA) EngineerJob Summary The Static Timing Analysis (STA) Engineer will own the timing sign-off and closure for complex integrated circuits (ICs) and/or System-on-Chips (SoCs). This role involves defining and validating timing constraints, performing multi-mode multi-corner (MMMC) timing analysis, and collaborating with design and...


  • Bengaluru, Karnataka, India, Karnataka LeadSoc Technologies Pvt Ltd Full time

    Static Timing Analysis (STA) Engineer Job DescriptionJob SummaryThe Static Timing Analysis (STA) Engineer will own the timing sign-off and closure for complex integrated circuits (ICs) and/or System-on-Chips (SoCs). This role involves defining and validating timing constraints, performing multi-mode multi-corner (MMMC) timing analysis, and collaborating with...


  • Bengaluru, Karnataka, India Capgemini Full time ₹ 20,00,000 - ₹ 25,00,000 per year

    At Capgemini Engineering, the world leader in engineering services, we bring together a global team of engineers, scientists, and architects to help the world's most innovative companies unleash their potential. From autonomous cars to life-saving robots, our digital and software technology experts think outside the box as they provide unique R&D and...


  • Bengaluru, Karnataka, India Capgemini Engineering Full time ₹ 20,00,000 - ₹ 25,00,000 per year

    At Capgemini Engineering, the world leader in engineering services, we bring together a global team of engineers, scientists, and architects to help the world's most innovative companies unleash their potential. From autonomous cars to life-saving robots, our digital and software technology experts think outside the box as they provide unique R&D and...


  • Bengaluru, Karnataka, India Google Full time ₹ 20,00,000 - ₹ 25,00,000 per year

    Minimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.8 years of experience with Static Timing Analysis, Constraints development and its validation, sign-off corner definitions, process margining, and setup of frequency goals with technology growth...


  • Bengaluru, Karnataka, India, Karnataka Capgemini Engineering Full time

    Experience: 5+yearsLocation: BangaloreJob Description:As an STA Engineer, you will be responsible for timing closure and verification of complex ASIC or SoC designs. You will work closely with cross-functional teams including physical design, logic design, and architecture to ensure timing requirements are met across various design stages and process...


  • Bengaluru, Karnataka, India Mirafra Technologies Full time ₹ 15,00,000 - ₹ 25,00,000 per year

    We're Hiring – STA Engineer (Tempus Experience)|#BangaloreJoinMirafra Technologies, a leading name inVLSI design and innovation, and be part of a dynamic engineering team Position:STA EngineerExperience:4+ YearsLocation:BangaloreKey Skills & Responsibilities:Strong working knowledge of Synthesis, LEC, and STA concepts.Hands-on experience in block-level...


  • Bengaluru, Karnataka, India Infogrowth Full time ₹ 6,00,000 - ₹ 18,00,000 per year

    SDC and constraints syntaxTiming signoff tools like Primetime / Tempus is a mustMMMC, DMSA or TweakerBlock /SOC,AOCV/POCV, TCL / Perl.