SoC Static Timing Analysis Engineer, Silicon
2 days ago
- Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
- 8 years of experience with Static Timing Analysis, Constraints development and its validation, sign-off corner definitions, process margining, and setup of frequency goals with technology growth and platform development kit (PDK) changes.
- Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science.
- Experience with a scripting language like Perl or Python.
- Experience in developing constraints and validating using Timing Constraints Manager (e.g., Synopsys) or TimeVision (e.g., Ausdia).
Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.
In this role, you will design and build the systems that are important for computing infrastructure. You will develop from the lowest levels of circuit design to large system design and see those systems all the way through to high volume manufacturing. You will be the part of Google's Silicon team, developing hardware and software to enable Google's innovations in working with Application Specific Integrated Circuits (ASIC). You will drive the complete design constraints development, its validation, working on sign-off timing convergence for designs including deciding the initial timing goals, setting up the timing analysis flows and methodology, and working with the implementation engineers to achieve the timing goals.The Platforms and Devices team encompasses Google's various computing software platforms across environments (desktop, mobile, applications), as well as our first party devices and services that combine the best of Google AI, software, and hardware. Teams across this area research, design, and develop new technologies to make our user's interaction with computing faster and more seamless, building innovative experiences for our users around the world.
Responsibilities- Design constraints creation from architecture/microarchitecture documents with an understanding of various external Input Output (IO) protocols.
- Design constraints validation across multiple corners/modes using Fishtail/Timevision.
- Run Primetime and validate constraints post synthesis runs. Set up timing constraints, defining the overall static timing analysis (STA) methodology.
- Work with the design team and block owners throughout the project for sign-off timing convergence. Work on constraints promotion and demotion flow using fishtail, timevision.
- Evaluate multiple timing methodologies/tools on different designs and technology nodes. Work on automation scripts within STA or tools for methodology development.
Google is proud to be an equal opportunity workplace and is an affirmative action employer. We are committed to equal employment opportunity regardless of race, color, ancestry, religion, sex, national origin, sexual orientation, age, citizenship, marital status, disability, gender identity or Veteran status. We also consider qualified applicants regardless of criminal histories, consistent with legal requirements. See also Google's EEO Policy and EEO is the Law. If you have a disability or special need that requires accommodation, please let us know by completing our Accommodations for Applicants form.
-
Static Timing Analysis Engineer
2 days ago
Bengaluru, Karnataka, India MaimsD Technology Full time ₹ 15,00,000 - ₹ 25,00,000 per yearDescription : Job Title : STA Engineer Location : Bangalore, India Experience : 4 yearsJob Overview : We are seeking a highly skilled Design Verification and Static Timing Analysis (STA) Engineer with expertise in scan, ATPG, and SV UVM methodologies, as well as pre- and post-layout STA. The ideal candidate will be responsible for ensuring the...
-
SOC Static Timing Analysis Engineer
2 weeks ago
Bengaluru, Karnataka, India Careernet Full time ₹ 15,00,000 - ₹ 25,00,000 per yearKey Skills: Static Timing Analysis,PrimeTimeRoles and Responsibilities:Conduct block-level and full-chip static timing analysis across all phases of development.Develop timing methodologies and infrastructure from RTL synthesis to timing closure.Collaborate with architects and designers to define block and chip-level timing constraints.Define analysis...
-
Lead Static Timing Analysis Engineer
2 weeks ago
Bengaluru, Karnataka, India Fiori Technology Solutions Inc Full time ₹ 12,00,000 - ₹ 36,00,000 per yearWe are seeking an experienced Lead STA Engineer to take ownership of the static timing closure process for complex ASIC/SoC designs. In this role, you will lead timing sign-off activities, coordinate with cross-functional teams, and ensure designs meet performance, power, and area targets while achieving first-pass silicon success.Key Responsibilities:Own...
-
Static Timing Analysis
2 weeks ago
Bengaluru, Karnataka, India Eduplex services private limited Full time ₹ 20,00,000 - ₹ 30,00,000 per yearStatic Timing Analysis (STA) LeadLocation: Bangalore, KAExperience: 7–18 YearsBudget: Up to 30 LPA (DoE)Industry: Semiconductors | ASIC | SoC | AI/Networking ChipsJob Type: Full-TimeJob OverviewWe are seeking a highly skilled Static Timing Analysis (STA) Lead to drive timing closure for large-scale, high-performance ASIC/SoC designs. The ideal candidate...
-
Static Timing Analysis
7 days ago
Bengaluru, Karnataka, India, Karnataka LeadSoc Technologies Pvt Ltd Full timeStatic Timing Analysis (STA) EngineerJob Summary The Static Timing Analysis (STA) Engineer will own the timing sign-off and closure for complex integrated circuits (ICs) and/or System-on-Chips (SoCs). This role involves defining and validating timing constraints, performing multi-mode multi-corner (MMMC) timing analysis, and collaborating with design and...
-
Static Timing Analysis
7 days ago
Bengaluru, Karnataka, India, Karnataka LeadSoc Technologies Pvt Ltd Full timeStatic Timing Analysis (STA) Engineer Job DescriptionJob SummaryThe Static Timing Analysis (STA) Engineer will own the timing sign-off and closure for complex integrated circuits (ICs) and/or System-on-Chips (SoCs). This role involves defining and validating timing constraints, performing multi-mode multi-corner (MMMC) timing analysis, and collaborating with...
-
STA(Static Timing Analysis) Engineer
7 days ago
Bengaluru, Karnataka, India, Karnataka Capgemini Engineering Full timeExperience: 5+yearsLocation: BangaloreJob Description:As an STA Engineer, you will be responsible for timing closure and verification of complex ASIC or SoC designs. You will work closely with cross-functional teams including physical design, logic design, and architecture to ensure timing requirements are met across various design stages and process...
-
Static Timing Analysis Engineer
2 days ago
Bengaluru, Karnataka, India Softview Infotech Full time ₹ 12,00,000 - ₹ 36,00,000 per yearHi Folks,Please find here JD for your reference.Work Location: BangaloreStatic Timing Analysis Engineer – Exp 8 yrs and higher.Job description :1. STA setup, convergence, reviews and signoff for multi-mode, multi-voltage domain designs.2. Timing analysis, validation and debug across multiple PVT conditions using Tempus or Primetime at chip...
-
SoC Physical Design Engineer
2 weeks ago
Bengaluru, Karnataka, India Intel Corporation Full time ₹ 20,00,000 - ₹ 25,00,000 per yearJob Details:Job Description: Performs physical design implementation of custom IP and SoC designs from RTL to GDS to create a design database that is ready for manufacturing. Conducts all aspects of the physical design flow including synthesis, place and route, clock tree synthesis, floor planning, static timing analysis, power/clock distribution,...
-
Soc Physical Design Engineer Lead
4 weeks ago
Bengaluru, Karnataka, India Intel Full timeJob Details Performs physical design implementation of CPU designs from RTL to GDS to create a design database that is ready for manufacturing Conducts all aspects of the CPU physical design flow including synthesis place and route clock tree synthesis floor planning static timing analysis power clock distribution reliability and power and noise...
