Signoff Static Timing Analysis CAD Engineer

4 days ago


Bengaluru, Karnataka, India Qualcomm Full time ₹ 12,00,000 - ₹ 36,00,000 per year

Company:Qualcomm India Private LimitedJob Area:Engineering Group, Engineering Group > Hardware EngineeringGeneral Summary: As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all. As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems, Digital/Analog/RF/optical systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products. Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements.Minimum Qualifications:• Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field.Job Title: Signoff Static Timing Analysis CAD EngineerExperience Level: 1–2 YearsLocation: Bangalore  Job Summary:We are looking for a CAD STA Signoff Engineer to support and enhance static timing analysis flows and methodologies for timing signoff.The role involves working closely with design teams to ensure timing closure across multiple corners and modes, and maintaining robust CAD infrastructure for STA.The position requires Signoff Static Timing Analysis (STA) knowledge, with CAD development skills to define and develop tools and methodologies for accuracy, compute, in close collaboration with EDA Vendors and Snapdragon Design teams.Qualcomm is using leading edge internal and EDA technologies in the Signoff domain, including pioneering in genAI/ML, and enabling the latest STA features to reduce conservatism in Signoff. Key Responsibilities:Develop, maintain, and support STA signoff flows using tools like Tempus, PrimeTime or equivalent.Collaborate with design teams to debug timing issues.Automate STA workflows using Tcl, Python, or Perl to improve efficiency and consistency.Ensure correlation between implementation and signoff tools.Methodology improvement: Drive STA methodology improvements to enhance efficiency, productivity, and timing correlation for diverse Mobile, Compute, AI, IoT Snapdragon chips.Generate and review timing reports for tapeout readiness. Required Skills:1–2 years of experience in STA and CAD flow development.Strong understanding of timing concepts: setup/hold, OCV analysis, hierarchical STA, SI/noise analysis.Experience with timing tools (e.g., Synopsys PrimeTime, Cadence Tempus).Proficiency in scripting languages (Tcl, Python, Perl).Familiarity with SDC constraints, Library modeling (LVF, CCS, NLDM), and timing closure strategies.Good communication and collaboration skills. Preferred Qualifications:Bachelor's or master's degree in electrical engineering, VLSI, or related field.Exposure to STA, signal integrity, and noise analysis.Experience with programming languages like Pyhon, Tcl and Perl. Applicants: Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail disability- or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.To all Staffing and Recruiting Agencies: Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.If you would like more information about this role, please contact Qualcomm Careers.



  • Bengaluru, Karnataka, India Creeno Solutions Pvt ltd Full time ₹ 12,00,000 - ₹ 36,00,000 per year

    Description : We are seeking a highly skilled STA Engineer with strong experience in Static Timing Analysis, convergence, and signoff for complex multi-mode, multi-voltage domain designs. The ideal candidate should possess in-depth knowledge of STA tools such as Tempus or Primetime, and have a solid understanding of timing closure, cross-talk noise, and...


  • Bengaluru, Karnataka, India Creeno Solutions Pvt Ltd Full time ₹ 12,00,000 - ₹ 36,00,000 per year

    Description :We are seeking a highly skilled STA Engineer with strong experience in Static Timing Analysis, convergence, and signoff for complex multi-mode, multi-voltage domain designs. The ideal candidate should possess in-depth knowledge of STA tools such as Tempus or Primetime, and have a solid understanding of timing closure, cross-talk noise, and...


  • Bengaluru, Karnataka, India Softview Infotech Full time ₹ 12,00,000 - ₹ 36,00,000 per year

    Hi Folks,Please find here JD for your reference.Work Location: BangaloreStatic Timing Analysis Engineer – Exp 8 yrs and higher.Job description :1.    STA setup, convergence, reviews and signoff for multi-mode, multi-voltage domain designs.2.    Timing analysis, validation and debug across multiple PVT conditions using Tempus or Primetime at chip...


  • Bengaluru, Karnataka, India Careernet Full time ₹ 15,00,000 - ₹ 25,00,000 per year

    Key Skills: Static Timing Analysis,PrimeTimeRoles and Responsibilities:Conduct block-level and full-chip static timing analysis across all phases of development.Develop timing methodologies and infrastructure from RTL synthesis to timing closure.Collaborate with architects and designers to define block and chip-level timing constraints.Define analysis...


  • Bengaluru, Karnataka, India Capgemini Engineering Full time ₹ 20,00,000 - ₹ 25,00,000 per year

    Experience: 5+yearsLocation: BangaloreJob Description:As an STA Engineer, you will be responsible for timing closure and verification of complex ASIC or SoC designs. You will work closely with cross-functional teams including physical design, logic design, and architecture to ensure timing requirements are met across various design stages and process...


  • Bengaluru, Karnataka, India, Karnataka Capgemini Engineering Full time

    Experience: 5+yearsLocation: BangaloreJob Description:As an STA Engineer, you will be responsible for timing closure and verification of complex ASIC or SoC designs. You will work closely with cross-functional teams including physical design, logic design, and architecture to ensure timing requirements are met across various design stages and process...


  • Bengaluru, Karnataka, India Source-Right Inc. Full time ₹ 6,00,000 - ₹ 18,00,000 per year

    Position: Static Timing Analysis Engineer (SI50FT RM 3681)Job DescriptionSTA setup, convergence, reviews and signoff for multi-mode, multi-voltage domain designs.Timing analysis, validation and debug across multiple PVT conditions using Tempus.Run Primetime and/or Tempus for STA flow optimization and Spice to STA correlation.Hands-on experience with STA...


  • Bengaluru, Karnataka, India Source-Right Full time ₹ 40,00,000 - ₹ 1,20,00,000 per year

    Job DescriptionPosition: Static Timing Analysis Engineer (SI50FT RM 3681)*Job Description*STA setup, convergence, reviews and signoff for multi-mode, multi-voltage domain designs.Timing analysis, validation and debug across multiple PVT conditions using Tempus.Run Primetime and/or Tempus for STA flow optimization and Spice to STA correlation.Hands-on...


  • Bengaluru, Karnataka, India Infogrowth Full time ₹ 6,00,000 - ₹ 18,00,000 per year

    SDC and constraints syntaxTiming signoff tools like Primetime / Tempus is a mustMMMC, DMSA or TweakerBlock /SOC,AOCV/POCV, TCL / Perl.


  • Bengaluru, Karnataka, India, Karnataka LeadSoc Technologies Pvt Ltd Full time

    Static Timing Analysis (STA) EngineerJob Summary The Static Timing Analysis (STA) Engineer will own the timing sign-off and closure for complex integrated circuits (ICs) and/or System-on-Chips (SoCs). This role involves defining and validating timing constraints, performing multi-mode multi-corner (MMMC) timing analysis, and collaborating with design and...