FPGA RTL Design Engineer
2 days ago
Job Summary
We are seeking a talented
FPGA RTL Design Engineer
to design, implement, and verify digital logic using VHDL/Verilog for FPGA-based systems. The ideal candidate will be responsible for the full FPGA development lifecycle, from architecture design to verification, synthesis, implementation, and lab validation. You'll work closely with system architects, hardware, and embedded software teams to deliver high-performance and reliable FPGA solutions.
Responsibilities:
- Design and implement digital logic using HDLs (VHDL, Verilog)
- Develop optimized RTL code for complex FPGA designs, including high speed interfaces, data paths, and control logic.
- Perform functional simulation and timing analysis to validate design correctness.
- Synthesize and implement FPGA designs using tools like Xilinx Vivado, Intel Quartus, Lattice Diamond, Actel Libero IDE.
- Integrate IP cores and develop custom IPs for specific functionality.
- Conduct hardware debugging and validation in the lab using logic analyzers, oscilloscopes, and JTAG tools.
- Collaborate with PCB designers to define FPGA pin assignments and interface requirements Document design specifications, test plans, and results for internal reviews and compliance.
- Participate in design reviews, code reviews, and continuous improvement processes.
Qualifications:
- Bachelor's degree in Electronics / Electrical Engineering.
- 2+ years of experience in FPGA design and RTL coding.
- Strong proficiency in Digital design, RTL coding in VHDL, Verilog.
- Experience with FPGA design tools (Vivado, Quartus etc.).
- Familiarity with timing closure, floor planning, and constraint management.
- Strong proficiency in simulation tools, testbenches, and hardware debugging.
- Good understanding of digital logic, finite state machines, bus protocols
- Knowledge of SoC FPGA platforms (e.g., Zynq, Stratix 10 SoC).
- Strong problem-solving and communication skills
-
FPGA RTL Design Engineer
2 weeks ago
Hyderabad, Telangana, India, Telangana Centaurus Technologies and Systems Private Limited Full timeJob SummaryWe are seeking a talented FPGA RTL Design Engineer to design, implement, and verify digital logic using VHDL/Verilog for FPGA-based systems. The ideal candidate will be responsible for the full FPGA development lifecycle, from architecture design to verification, synthesis, implementation, and lab validation. You’ll work closely with system...
-
RTL - FPGA Design engineer
2 days ago
Hyderabad, Telangana, India ACL Digital Full time ₹ 8,00,000 - ₹ 15,00,000 per yearRTL -FPGA EngineersExperience : 2-3 yearsLocation : HyderabadExperience on Vivado flow or FPGA architecturehas decent Vivado flow experience.Interested,please drop your updated resume to
-
Senior RTL/FPGA Design Engineer
5 days ago
Hyderabad, Telangana, India AZISTA INDUSTRIES PRIVATE LIMITED Full time ₹ 6,00,000 - ₹ 18,00,000 per yearOverviewAzista is a passionate business enterprise with an aim to add value and provide services in various verticals like Food, Medical Devices, Healthcare Products, Aerospace, Innovative Composites, Earth Observatory Satellites. We are renowned manufacturers of healthy food products, Pharma, innovative and cost-efficient composites, Satellites...
-
Senior Design Verification Engineer
1 week ago
Hyderabad, Telangana, India NG-RAN IIT Hyderabad Full time ₹ 20,00,000 - ₹ 25,00,000 per yearCompany DescriptionNG-RAN IIT Hyderabad is renowned for leading India's contributions to 5G global wireless standards, submitting over 400 technical papers to 3GPP work groups from 2017 to 2021. The team has developed several 5G standard-essential patents, including the innovative "pi/2 BPSK with spectrum shaping" technology. With funding from DoT and MeitY,...
-
FPGA Design Engineer
7 days ago
Hyderabad, Telangana, India ACL Digital Full time ₹ 15,00,000 - ₹ 25,00,000 per yearExp level:4+ yearsLocation: Hyderabad/BanglaoreJob Title:FPGA EngineerRequired skill for the Job:• Basic STA knowledge along with tools like Vivado.• Experience on FPGA platforms like AMD(XILINX)/Altera.• Expertise in digital hardware designing using Verilog on large AMD(Xilinx)/altera FPGAs• Experience in scripting language like perl, python and...
-
Staff FPGA/Soc Integration Engineer
2 weeks ago
Hyderabad, Telangana, India Microchip Technology Inc. Full time ₹ 12,00,000 - ₹ 36,00,000 per yearAre you looking for a unique opportunity to be a part of something great? Want to join a 17,000-member team that works on the technology that powers the world around us? Looking for an atmosphere of trust, empowerment, respect, diversity, and communication? How about an opportunity to own a piece of a multi-billion dollar (with a B) global organization? We...
-
Staff FPGA/Soc Integration Engineer
2 weeks ago
Hyderabad, Telangana, India Microchip Technology Full time ₹ 12,00,000 - ₹ 36,00,000 per yearAre you looking for a unique opportunity to be a part of something great? Want to join a 17,000-member team that works on the technology that powers the world around us? Looking for an atmosphere of trust, empowerment, respect, diversity, and communication? How about an opportunity to own a piece of a multi-billion dollar (with a B) global organization? We...
-
Staff Digital Design Engineer- FPGA
2 days ago
Hyderabad, Telangana, India Microchip Technology Full time ₹ 20,00,000 - ₹ 25,00,000 per yearAre you looking for a unique opportunity to be a part of something great? Want to join a 17,000-member team that works on the technology that powers the world around us? Looking for an atmosphere of trust, empowerment, respect, diversity, and communication? How about an opportunity to own a piece of a multi-billion dollar (with a B) global organization? We...
-
RTL Design Engineer
2 weeks ago
Hyderabad, Telangana, India ACL Digital Full time ₹ 4,00,000 - ₹ 12,00,000 per yearRTL Design EngineerSkill: ASIC RTL Design with LINT, CDC. Experience: 1 to 3 Years Notice Period: Immediate to 15 days Share your updated resume now.
-
RTL Verification
2 days ago
Hyderabad, Telangana, India Canvendor Full time ₹ 12,00,000 - ₹ 36,00,000 per yearRole Overview: You will be responsible for RTL verification and developing SV/UVM testbenches at Top/Sub-system/Block-levels. Your role will involve driving test plan and test spec development, executing tests, and generating relevant documents. Additionally, you will contribute to verification environment architecture and methodology development. The...