Lead Full Chip timing, STA Expertise
2 weeks ago
Overview:
WHAT YOU DO AT AMD CHANGES EVERYTHING
We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world's most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives.
AMD together we advance_
Responsibilities:
PMTS SILICON DESIGN ENGINEER
THE ROLE:
The position will involve working with a very experienced physical design team of Server SOC and is responsible for full chip timing, constraints and signoff s to meet challenging goals for frequency, power and other design requirements for AMD next generation processors in a fast-paced environment on cutting edge technology.
THE PERSON:
Engineer with good attitude who seeks new challenges and has good analytical and and problem-solving skills. Candidate needs to have the ability and desire to learn quickly and should be a good team player who has excellent communication skills and experience collaborating with other engineers located in different sites/timezones.
KEY RESPONSIBILITIES:
- Working on full chip static timing analysis setup and signoff of multi-corner multi-voltage designs, constraints,
- Owning timing execution to meet timing requirements including timing budgeting, repeater planning, constraints/exceptions generation and management
- Areas of focus include Timing analysis and verification, extraction and noise glitch analysis, Constraints
- Engaging closely with Design teams to understand the design and convergence challenges and providing ECOs with a focus on PPA and TAT optimizations.
- Hierarchical timing analysis and convergence at block, section and fullchip level.
- Understanding CTS strategies, LVF/POCV variations and providing feedback to the implementation/methodology teams.
PREFERRED EXPERIENCE:
- 16+ years of professional experience in Constraints generation, STA, full chip timing and physical design, preferably with high performance designs.
- Demonstrated ability in areas of Timing analysis, timing convergence, SI/Noise analysis, Signoff quality (PVT, process variation effects, guardbanding, etc), Timing ECOs, PV/Noise modelling, .libs, is a must.
- Multi-voltage scenarios design handling knowledge is expected. STA closure/convergence execution on Low power designs is an added advantage.
- Expertise in industry standard EDA tools (Primetime)
- Hands-on experience with Physical Design implementation is a plus
- Proficiency in scripting language, such as, Perl and Tcl.
- Versatility with scripts to automate design flow, analysis
- Strong communication skills, ability to multi-task across projects, and work with geographically spread-out teams
- Experience in 16/14/10/7/5/3nm nodes
- Good understanding of computer organization/architecture is preferred.
- Strong analytical/problem solving skills and pronounced attention to details
ACADEMIC CREDENTIALS:
- Bachelor's or Master's degree in related discipline preferred
Qualifications:
Benefits offered are described: AMD benefits at a glance.
AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants' needs under the respective laws throughout all stages of the recruitment and selection process.
-
Lead Full Chip timing, STA Expertise
2 weeks ago
Bengaluru, Karnataka, India Advanced Micro Devices, Inc Full time ₹ 12,00,000 - ₹ 36,00,000 per yearWHAT YOU DO AT AMD CHANGES EVERYTHINGAt AMD, our mission is to build great products that accelerate next-generation computing experiences – from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create...
-
STA Lead
2 days ago
Bengaluru, Karnataka, India Team Computers Full time US$ 1,25,000 - US$ 1,75,000 per yearWe are seeking an experienced Full-Chip STA Engineer to drive timing closure and sign-off across the entire SoC/ASIC design. The role requires expertise in multi-block integration, multi-mode/multi-corner analysis, and sign-off methodology for advanced technology nodes.Key Responsibilities:Perform full-chip static timing analysis for all functional and test...
-
STA Lead
2 weeks ago
Bengaluru, Karnataka, India, Karnataka Mirafra Technologies Full timeSkills RequiredNetlist and constraint sign in checks and validation.Prime time constraint development at full chip level and clean up.Multimode multi corner timing knowledge and timing closure at sub HM/block/top level.Top level timing closure with sign off STA in MMMC with Xtalk and OCV. Top level ECO implementation strategy development for netlist, RTL and...
-
Sta Engineer
2 days ago
Bengaluru, Karnataka, India Capgemini Full time ₹ 20,00,000 - ₹ 25,00,000 per yearJob DescriptionKey Responsibilities:Timing Analysis & ClosurePerform setup, hold, and skew analysis across Full-Chip, Sub-system, and IP levels.Achieve timing closure by resolving violations and optimizing paths.Constraint DevelopmentDefine and validate timing constraints (clocks, I/O delays, false/multi-cycle paths).Integrate constraints from multiple IPs...
-
STA Lead
2 weeks ago
Bengaluru, Karnataka, India, Karnataka ACL Digital Full timeTechnical Skills:Well versed with the timing closure (STA), timing closure methodologies.Pre/Post-layout constraint development to timing closure.Handshake with the design team and develop functional/DFT constraints.IP level constraint integration.Multi-voltage/Switching aware corner definitions.RC/C model selection understanding.Abstraction expertise like...
-
sta
3 hours ago
Bengaluru, Karnataka, India ElevarSoC Technologies Full time ₹ 15,00,000 - ₹ 25,00,000 per yearDesired Exp: 5 to 8 YearsJD:Timing analysis, validation and debug across multiple PVT conditions using Tempus.Familiar with Tempus DMMMC flow for STASTA setup, convergence, reviews, and signoff for scan and func.Review of Unconstrained endpoints and check timing reports.Proficient in STA and timing methodologies with good understanding of noise, crosstalk,...
-
STA(Static Timing Analysis) Engineer
2 days ago
Bengaluru, Karnataka, India Capgemini Engineering Full time ₹ 20,00,000 - ₹ 25,00,000 per yearExperience: 5+yearsLocation: BangaloreJob Description:As an STA Engineer, you will be responsible for timing closure and verification of complex ASIC or SoC designs. You will work closely with cross-functional teams including physical design, logic design, and architecture to ensure timing requirements are met across various design stages and process...
-
Senior/Lead STA engineer
2 days ago
Bengaluru, Karnataka, India ACL Digital Full time ₹ 12,00,000 - ₹ 36,00,000 per yearWe're Hiring: STA Engineer | 5–10 Years Experience | Bangalore & HyderabadCompany:ACL Digital CompanyLocation:Bangalore & HyderabadExperience:5 to 15 YearsJob Type:Full-TimeACL Digitalis looking forSenior Static Timing Analysis (STA) Engineerswith solid experience in timing closure of advanced SoC designs.If you're an STA expert who thrives in fast-paced,...
-
STA lead
2 days ago
Bengaluru, Karnataka, India Techno Facts Solutions Full time ₹ 9,00,000 - ₹ 12,00,000 per yearRole & responsibilitiesPerform full-chip static timing analysis for all functional and test modes across multiple PVTcorners.• Own SDC constraint generation, validation, and refinement at top-level.• Collaborate with block-level STA, physical design, synthesis, and clock teams to achievetiming closure.• Debug and resolve full-chip setup/hold violations...
-
STA Engineer
2 days ago
Bengaluru, Karnataka, India Eximietas Design Full time US$ 1,50,000 - US$ 2,00,000 per yearWe are seeking an exceptional STA Engineer to take a key role in our semiconductor designteam. As STA Engineer you will get opportunity to work with talented and passionate STAengineers and create designs that push the envelope on performance, energy efficiency andscalability. you will lead the STA for cutting-edge high speed and complex large ASIC. Youwill...