
STA Engineer
3 days ago
We are seeking an exceptional STA Engineer to take a key role in our semiconductor designteam. As STA Engineer you will get opportunity to work with talented and passionate STAengineers and create designs that push the envelope on performance, energy efficiency andscalability. you will lead the STA for cutting-edge high speed and complex large ASIC. Youwill collaborate closely with cross-functional teams to ensure the successful delivery of highquality designs
Responsibilities:
- Responsible for leading a team of STA engineers and close high frequency, lower tech node complex designs.
- Understand Design Architecture and timing requirements
- Develop timing constraints SDC and validate
- Work with Physical design to close SDC related timing issues.
- Analysis of timing from synthesis to verify constraints.
- Work with architects and logic designers to generate block and full chip timing constraints.
- Analyse scenarios and margin strategies with Synthesis & Design team.
- Work on SDC for block, partition, Fullchip such as define constraints, IO budgeting, merging constraints.
- Work with third party IP, derive timing signoff requirements.
Requirements:
- Bachelors or Masters degree in Electrical Engineering or Electronics & Communications.
- Total 4+ years of experience in STA, timing closure related work.
- Hands-on experience in ASIC timing constraints generation and timing closure.
- Tool Knowledge on Timevision, Fishtail, Genus, Prime Time, Tempus, Tweaker is MUST.
- Deep understanding and experience in various functional and test modes.
- Good fundamental on Physical design implementation.
- Validate timing constraints for Block and Partitions.
- Strong scripting skills using TCL, Python, or Perl for design automation and tool customization.Excellent problem-solving and analytical skills, with a track record of delivering high-quality designs on schedule.
- Outstanding communication and interpersonal skills, with the ability to collaborate effectively in a team environment.
- Ability to work cross-functionally with various teams and be productive under aggressive schedules.
- Proven ability to lead and mentor junior engineers, fostering their professional growth and development.
Preferred Qualifications:
- Experience with advanced process nodes 3nm, 5nm, 7nm, 10nm including knowledge of FinFET technology.
- Has at least worked on full chip STA closure of large size silicon.
- Tool Knowledge on Fishtail, Timevision and other standard tool for constraint development.
- Knowledge on Handling various custom IP such as PLL, Divider, Serdes, ADC, DAC, GPIO, HSIO for STA integration.
- Familiarity with low-power design techniques and methodologies, such as multivoltage domains and power gating using UPF
-
STA Engineer
3 weeks ago
Bengaluru, Karnataka, India ACL Digital Full timeJob Title: STA EngineerLocation: Banglaore/HyderabadEmployment Type: Full-timeIndustry: Semiconductors / VLSI / ASIC DesignJob Summary:We are looking for a skilled and motivated STA Engineer to join our backend implementation team. The engineer will be responsible for RTL-to-GDSII implementation of complex SoC blocks or full-chip designs, targeting...
-
STA Engineers
4 days ago
Bengaluru, Karnataka, India LeadSoc Technologies Pvt Ltd Full time ₹ 6,00,000 - ₹ 18,00,000 per yearStatic Timing Analysis (STA) EngineerJob SummaryThe Static Timing Analysis (STA) Engineer will own the timing sign-off and closure for complex integrated circuits (ICs) and/or System-on-Chips (SoCs). This role involves defining and validating timing constraints, performing multi-mode multi-corner (MMMC) timing analysis, and collaborating with design and...
-
Sta Engineer
3 days ago
Bengaluru, Karnataka, India Capgemini Full time ₹ 20,00,000 - ₹ 25,00,000 per yearJob DescriptionKey Responsibilities:Timing Analysis & ClosurePerform setup, hold, and skew analysis across Full-Chip, Sub-system, and IP levels.Achieve timing closure by resolving violations and optimizing paths.Constraint DevelopmentDefine and validate timing constraints (clocks, I/O delays, false/multi-cycle paths).Integrate constraints from multiple IPs...
-
STA Engineer
6 days ago
Bengaluru, Karnataka, India Team Computers Full time ₹ 8,00,000 - ₹ 25,00,000 per yearSTA setup, convergence, reviews and signoff for multi-mode, multi-voltage domain designs. Timing analysis, validation and debug across multiple PVT conditions using Tempus. Run Primetime and/or Tempus for STA flow optimization and Spice to STA correlation. Hands-on experience with STA tools - Tempus In-depth knowledge cross-talk noise, Signal Integrity,...
-
STA Engineer
4 weeks ago
Bengaluru, Karnataka, India ACL Digital Full timeLooking for STA Engineer.Exp.-5+yrs.Job Location- Bangalore/Hyderabad/remote.Notice Period- Prefer Immediate joiner or less notice period.- Netlist and constraint sign in checks and validation.- Prime time constraint generation/development at Top level, full chip level and clean up.- Multimode multi corner timing knowledge and timing closure at sub...
-
STA Engineer
4 weeks ago
Bengaluru, Karnataka, India ACL Digital Full timeLooking for STA Engineer. Exp.-5+yrs. Job Location- Bangalore/Hyderabad/remote. Notice Period- Prefer Immediate joiner or less notice period. Netlist and constraint sign in checks and validation. Prime time constraint generation/development at Top level, full chip level and clean up. Multimode multi corner timing knowledge and timing closure at sub...
-
STA Engineer
3 weeks ago
Bengaluru, Karnataka, India ACL Digital Full timeLooking for STA Engineer.Exp.-5+yrs.Job Location- Bangalore/Hyderabad/remote.Notice Period- Prefer Immediate joiner or less notice period.Netlist and constraint sign in checks and validation.Prime time constraint generation/development at Top level, full chip level and clean up.Multimode multi corner timing knowledge and timing closure at sub HM/block/top...
-
STA Engineer
1 day ago
Bengaluru, Karnataka, India ACL Digital Full time ₹ 15,00,000 - ₹ 25,00,000 per yearLooking for STA Engineer.Exp.-5+yrs.Job Location- Bangalore/Hyderabad/remote.Notice Period- Prefer Immediate joiner or less notice period.Netlist and constraint sign in checks and validation.Prime time constraint generation/development at Top level, full chip level and clean up.Multimode multi corner timing knowledge and timing closure at sub HM/block/top...
-
STA Engineer
1 day ago
Bengaluru, Karnataka, India Sintegra Inc. Full time ₹ 15,00,000 - ₹ 25,00,000 per yearJob Summary:We are seeking a skilled STA Engineer with a strong background in Test and DFT architectures. The ideal candidate will have hands-on experience evaluating and writing high-quality timing constraints (SDCs) and performing thorough timing checks across complex digital designs.Key Responsibilities:Analyze and validate timing constraints (SDC) for...
-
STA Design Engineer
1 day ago
Bengaluru, Karnataka, India Techno Facts Solutions Full time ₹ 15,00,000 - ₹ 25,00,000 per yearJob Title: STA Design Engineer (Backend)Location: BangaloreExperience: 5+ YearsJob Description:We are looking for an experienced STA Design Engineer with strong expertise in Static Timing Analysis (STA) for ASIC/SoC backend design. The candidate should have hands-on experience in timing closure, signoff methodologies, and working closely with physical design...