Current jobs related to STA Engineer - Bengaluru, Karnataka - Eximietas Design

  • STA Engineer

    2 weeks ago

    Bengaluru, Karnataka, India GiGa-Ops Global Solutions Full time

    Job Title: STA (Static Timing Analysis) Engineer – VLSILocation: Bangalore (Only)Experience: 4 – 10 YearsImmediate Joiners OnlyJob DescriptionWe are looking for an experienced STA VLSI Engineer to join our growing semiconductor team in Bangalore. The ideal candidate should have strong expertise in Static Timing Analysis across advanced technology nodes...

  • STA Engineer

    1 week ago

    Bengaluru, Karnataka, India Gigaops Global Solutions Full time

    Job Title: STA (Static Timing Analysis) Engineer - VLSILocation: Bangalore (Only) Experience: Years Immediate Joiners OnlyJob Description:We are looking for an experienced STA VLSI Engineer to join our growing semiconductor team in Bangalore. The ideal candidate should have strong expertise in Static Timing Analysis across advanced technology nodes and...

  • STA Engineer

    2 weeks ago

    Bengaluru, Karnataka, India Insemi Technology Services Pvt. Ltd. Full time

    Skill: STA & SynthesisYears of Experience : 3+ yrsLocation : Bangalore• Synthesis and STA Engineers• Experience with power analysis using power artist and PTPX• Experience with sign off static timing analysis, static low power checks, logic equivalency checks• Static timing analysis and ECO flows and achieve timing closure

  • STA Engineer

    1 day ago

    Bengaluru, Karnataka, India Insemi Technology Services Pvt. Ltd. Full time

    Skill: STA & SynthesisYears of Experience : 3+ yrsLocation : Bangalore/Chennai• Synthesis and STA Engineers• Experience with power analysis using power artist and PTPX• Experience with sign off static timing analysis, static low power checks, logic equivalency checks• Static timing analysis and ECO flows and achieve timing closure

  • STA Engineer

    1 week ago

    Bengaluru, Karnataka, India Qualcomm Full time

    CompanyQualcomm India Private LimitedJob AreaEngineering Group, Engineering Group > Hardware EngineeringGeneral SummaryAs a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all. As a Qualcomm Hardware Engineer,...

  • STA Engineer

    3 days ago

    Bengaluru, Karnataka, India LeadSoc Technologies Pvt Ltd Full time

    Job Title: Static Timing Analysis (STA) EngineerJob OverviewWe are looking for a highly skilledStatic Timing Analysis (STA) Engineerto join our ASIC/SoC design team. The ideal candidate will be responsible for performing timing analysis, developing constraints, and driving timing closure across multiple design stages. This role requires strong technical...

  • STA Engineer

    4 days ago

    Bengaluru, Karnataka, India Sourceright Technologies Full time

    STA Engineer with expertise in full-chip timing closure. Should have hands-on experience performing end-to-end STA for large and complex designs and must be capable of independently driving timing closure activities.Key Responsibilities:Perform full-chip STA using Cadence Tempus.Execute end-to-end timing analysis, including constraint validation, path...

  • Senior STA Engineer

    1 week ago

    Bengaluru, Karnataka, India Qualcomm Full time

    Minimum Qualifications:Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience. OR Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 1+ year of Hardware Engineering or related work...

  • STA methodology engineer

    6 days ago

    Bengaluru, Karnataka, India NXP Semiconductors Full time

    Job Title: STA Methodology EngineerTeam: CTO-DE-FDIP-Logic LibrariesLocation: BengaluruExperience Level: 10–12 YearsEmployment Type: Full-TimeRole Overview:We are seeking a highly skilled and experienced STA Methodology Engineer to join our CTO-DE-FDIP-Logic Libraries team. In this role, you will be responsible for benchmarking various logic libraries...

  • STA Engineer

    5 days ago

    Bengaluru, Karnataka, India ACL Digital Full time

    Looking for STA Engineer's with constraint generation experience for Bangalore location who can join in 30 days

STA Engineer

2 weeks ago

Bengaluru, Karnataka, India Eximietas Design Full time

We are seeking an exceptional STA Engineer to take a key role in our semiconductor designteam. As STA Engineer you will get opportunity to work with talented and passionate STAengineers and create designs that push the envelope on performance, energy efficiency andscalability. you will lead the STA for cutting-edge high speed and complex large ASIC. Youwill collaborate closely with cross-functional teams to ensure the successful delivery of highquality designs

Responsibilities:

  • Responsible for leading a team of STA engineers and close high frequency, lower tech node complex designs.
  • Understand Design Architecture and timing requirements
  • Develop timing constraints SDC and validate
  • Work with Physical design to close SDC related timing issues.
  • Analysis of timing from synthesis to verify constraints.
  • Work with architects and logic designers to generate block and full chip timing constraints.
  • Analyse scenarios and margin strategies with Synthesis & Design team.
  • Work on SDC for block, partition, Fullchip such as define constraints, IO budgeting, merging constraints.
  • Work with third party IP, derive timing signoff requirements.

Requirements:

  • Bachelors or Masters degree in Electrical Engineering or Electronics & Communications.
  • Total 4+ years of experience in STA, timing closure related work.
  • Hands-on experience in ASIC timing constraints generation and timing closure.
  • Tool Knowledge on Timevision, Fishtail, Genus, Prime Time, Tempus, Tweaker is MUST.
  • Deep understanding and experience in various functional and test modes.
  • Good fundamental on Physical design implementation.
  • Validate timing constraints for Block and Partitions.
  • Strong scripting skills using TCL, Python, or Perl for design automation and tool customization.Excellent problem-solving and analytical skills, with a track record of delivering high-quality designs on schedule.
  • Outstanding communication and interpersonal skills, with the ability to collaborate effectively in a team environment.
  • Ability to work cross-functionally with various teams and be productive under aggressive schedules.
  • Proven ability to lead and mentor junior engineers, fostering their professional growth and development.

Preferred Qualifications:

  • Experience with advanced process nodes 3nm, 5nm, 7nm, 10nm including knowledge of FinFET technology.
  • Has at least worked on full chip STA closure of large size silicon.
  • Tool Knowledge on Fishtail, Timevision and other standard tool for constraint development.
  • Knowledge on Handling various custom IP such as PLL, Divider, Serdes, ADC, DAC, GPIO, HSIO for STA integration.
  • Familiarity with low-power design techniques and methodologies, such as multivoltage domains and power gating using UPF