ASIC RTL Engineer

1 day ago


Hyderabad, Telangana, India Talent Worx Full time ₹ 15,00,000 - ₹ 25,00,000 per year

RTL, Coding, Design, IP Design, SOC Development, Lint, CDC , Micro Architecture  - Mandatory 

PCIe/DDR/Ethernet - Any One

I2C,UART/SPI  - Any One    

Spyglass Lint/CDC / Synopsys DC / Verdi/Xcellium - Any One

Scripting languages like Make flow, Perl ,shell, python - Any One

ASIC RTL Engineer
Expertise in SoC subsystem/IP design
Expertise in IP design, Subsystem/Cluster and SoC level integration using Verilog/System Verilog
In depth knowledge on RTL quality checks (Lint, CDC)
Knowledge of synthesis and low power is a plus
Good understanding of AMBA bus protocols (AXI, AHB, ATB, APB)
Good understanding of timing concepts
Knowledge of one or more of the interface protocols
a. PCIe
b. DDR
c. Ethernet
d. I2C, UART, SPI
Expertise in setting up and using tools like
a. Spyglass Lint/CDC
    b. Synopsys DC
c. Verdi/Xcellium
Understanding of scripting languages like Make flow, Perl ,shell, python etc
Understanding of processor architecture and/or ARM debug architecture is a plus
Able to help and debug issues for multiple subsystems
Able to create/review design documents for multiple subsystems
Able to support physical design, verification, DFT and SW teams on design queries and reviews.



  • Hyderabad, Telangana, India ACL Digital Full time ₹ 6,00,000 - ₹ 12,00,000 per year

    RTL (ASIC) Design EngineerExperience : 1-3 YearsLocation : HyderabadInterested,please share your updated resume to


  • Hyderabad, Telangana, India Acesoft Labs Full time ₹ 9,00,000 - ₹ 12,00,000 per year

    Job Title: ASIC Engineer (Entry to Mid-Level)Job Description:We are seeking motivated ASIC Engineers to join our dynamic team. This role encompasses a range of responsibilities from foundational verification to physical design and synthesis. The ideal candidate will have a solid understanding of Verilog and SystemVerilog, with a keen interest in expanding...

  • RTL Design Engineer

    7 days ago


    Hyderabad, Telangana, India ACL Digital Full time ₹ 4,00,000 - ₹ 12,00,000 per year

    RTL Design EngineerSkill: ASIC RTL Design with LINT, CDC. Experience: 1 to 3 Years Notice Period: Immediate to 15 days Share your updated resume now.


  • Hyderabad, Telangana, India KriSemi Design Technologies LLC Full time ₹ 6,00,000 - ₹ 12,00,000 per year

    Company DescriptionKriSemi Design Technologies LLC is a leading service provider to semiconductor and EDA companies, specializing in Physical Design, Physical Verification, Analog and Mixed Signal Design, and Embedded Systems. Our passionate and dedicated professionals have deep insight into VLSI challenges and focus on trending technologies with a vision...


  • Hyderabad, Telangana, India Acesoft Labs Full time ₹ 15,00,000 - ₹ 25,00,000 per year

    Job Title:ASIC Verification EngineerExperience Required:5+ YearsRoles & Responsibilities:Be part of a highly skilled ASIC team working on cutting-edge technology nodes.Responsible for end-to-end IP/Block and Subsystem-level verification from test plan creation, SystemVerilog/UVM testbench development, to verification signoff.Ensure first-pass silicon success...


  • Hyderabad, Telangana, India Proxelera Full time ₹ 15,00,000 - ₹ 25,00,000 per year

    Job InformationJob Opening IDZR_186_JOBIndustrySemiconductorDate Opened09/18/2025Job TypeFull timeWork Experience3 - 10 yearsCityHyderabadState/ProvinceTelanganaCountryIndiaZip/Postal Code5600081Job DescriptionRole: ASIC/SOC Front End Design EngineerExperience: 3–10+ years of relevant experience.Location: HyderabadDesign Openings – 2 PositionsScreen the...

  • ASIC Engineer 2

    7 days ago


    Hyderabad, Telangana, India Acesoft Labs Full time ₹ 15,00,000 - ₹ 25,00,000 per year

    Synthesis & STA Engineers:Synthesis & STA engineers will perform RTL Synthesis to achieve the best Performance/ Power/ Area of the designs, DFT insertions that include MBIST and SCAN, setup Timing Constraints for functional and Test Modes, and Validation.Proven hands-on experience on Design compiler/ Genus/ FusioncompilerExperience timing analysis/debug and...


  • Hyderabad, Telangana, India Acesoft Labs Full time ₹ 12,00,000 - ₹ 36,00,000 per year

    We are looking for highly experienced Senior ASIC Engineers to lead and contribute to complex ASIC projects. This role requires expertise in advanced physical design, verification, and tapeout processes. The ideal candidate will have a proven track record of delivering high-quality ASIC designs in advanced technology nodes.Responsibilities:Lead and execute...

  • ASIC Engineer 4

    7 days ago


    Hyderabad, Telangana, India Acesoft Labs Full time ₹ 15,00,000 - ₹ 25,00,000 per year

    Job Requirements• An expert level experience with PCIe/CXL IP/sub-systems.• Highly experienced with defining block, sub-system and SOC top level test plans.• An expert level with developing UVM-based SV test-benches.• Deep understanding and knowledge of verification methodologies flows and quality metrics.• Great debugging and problem-solving...


  • Hyderabad, Telangana, India, Telangana ACL Digital Full time

    ASIC/SOC Front End Design EngineerJob description:1. Setup ASIC QA flows for RTL design quality checks.2. Understand the design: top level interfaces, clock structure, reset structure, RAMs, CDC boundaries, power domains.3. Running Lint, Synthesis, LEC, Static timing analysis, CDC, RDC, DFT, CLP steps.4. Come up with clock constraints, false paths,...