ASIC Engineer, RTL Integration

6 days ago


Bengaluru, Karnataka, India Google Full time ₹ 15,00,000 - ₹ 25,00,000 per year
Minimum qualifications:
  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
  • 3 years of experience with Register-Transfer Level (RTL) design and integration using Verilog/System Verilog, microarchitecture and automation.
  • 3 years of experience with the Register-Transfer Level quality check tool flows (e.g., Lint, Clock Domain Crossing, Reset Domain Crossing, Synthesis).
Preferred qualifications:
  • Experience with methodologies for Register-Transfer Level (RTL) quality checks (e.g., Lint, CDC, RDC).
  • Experience with IP integration methodology, IP Design, ARM-based SoCs, ARM-protocols and ASIC methodology.
  • Experience with methodologies for low power estimation, timing closure, synthesis.
  • Knowledge in one or more of these areas: Interconnects, Debug and Trace, Security, Interrupts, Clocks/Reset, Power/Voltage Domains, Pin Multiplexing.
About the job:

Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.

Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.

Responsibilities:
  • Define microarchitecture details for integration of Intellectual Property's (IPs) at macro/Sub-System Workload Requirements Plan (SSWRP) level.
  • Perform RTL development (SystemVerilog), debug functional/performance simulations.
  • Perform RTL quality checks including Lint, Clock Domain Crossing (CDC), Synthesis, Unified Power Format (UPF) checks.
  • Participate in synthesis, timing/power estimation and FPGA/silicon bring-up.


  • Bengaluru, Karnataka, India eInfochips (An Arrow Company) Full time ₹ 8,00,000 - ₹ 12,00,000 per year

    Greetings of the dayThis is regarding a Job opportunity with eInfochips as we are having a position of ASIC RTL DESIGN ENGINEERSExperience- 5+ YearsLocation- Bangalore, AhmedabadJob Description:Experience in RTL designVerilog/VHDLSimulation tools, Modeslim/VCS etc.Basic protocols, I2C, UART, PCIe, SPI etc.Micro-Architecture experience is a plusCDC/Lint...


  • Bengaluru, Karnataka, India Google Full time ₹ 12,00,000 - ₹ 36,00,000 per year

    Minimum qualifications:Bachelor's degree in Electrical Engineering or Computer Engineering, or equivalent practical experience.15 years of experience in ASIC RTL design integration.Experience in Verilog or Systemverilog coding.Experience in High performance design, Multi power domains with clocking of multiple SoCs with silicon.Preferred...

  • ASIC RTL Engineer

    2 weeks ago


    Bengaluru, Karnataka, India, Karnataka Wipro Full time

    Senior ASIC/SoC RTL Engineer/Lead (IP RTL design targeted for SOC, Static checks, some basic protocols)Exp - 4 - 20Location :Bengaluru, Hyderabad, Pune, Noida, KochiExpertise in SoC subsystem/IP designExpertise in IP design, Subsystem/Cluster and SoC level integration using Verilog/System VerilogIn depth knowledge on RTL quality checks (Lint, CDC)Knowledge...


  • Bengaluru, Karnataka, India Talenton Technology Services Full time ₹ 20,00,000 - ₹ 25,00,000 per year

    Senior RTL Design Engineer DSP / ASIC / FPGAExperience: 10 to 15 yearsLocation: Bangalore (On-site)Employment Type: Full-time / PermanentAbout the RoleWe are seeking a highly skilled Senior RTL Design Engineer to join our digital design team. The selected candidate will be responsible for the RTL design and development of signal processing pipelines for...


  • Bengaluru, Karnataka, India Proxelera Full time ₹ 15,00,000 - ₹ 25,00,000 per year

    Summary:Own end-to-end RTL design for complex SoC or large subsystem blocks, from micro-architecture through tapeout and silicon bring-up.Responsibilities:Define micro-architecture from specs; write high-quality synthesizable SystemVerilog/Verilog RTL for SoC-level or large subsystems.Own design bring-up, block/subsystem integration, and close on timing,...


  • Bengaluru, Karnataka, India, Karnataka Eximietas Design Full time

    Hi All,Eximietas: Eximietas Design is a leading technology consulting and solutions development firm specializing in the VLSI, Cloud Computing, Cyber Security, and AI/ML domains.We are Hiring: ASIC SOC RTL Design Leads/Architect.Experience: 10+ Years.Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA.Anyone with a Valid H1B or Already...

  • RTL Lead and above

    1 week ago


    Bengaluru, Karnataka, India Tessolve Full time ₹ 9,00,000 - ₹ 12,00,000 per year

    Opportunity With Tessolve Semiconductor- BangaloreHi All,we are hiring RTL design engineer and design verification engineer for Bangalore location.Exp: 5+ yr expSkills: RTL ASIC, CDC, Lint, Synthesis, SpyglassWe are hiring for RTL ASIC engineerwork experience in ASIC/IP Design.Experience in Logic design / RTL designExperience is IP design and...


  • Bengaluru, Karnataka, India, Karnataka 7hillsTS Full time

    Key skills with hand on: ASIC,RTL Design, VLSI-SOC ,AMBA, Lint, CDC, Synopsys LintCDC/VerdiXcellium/Synopsys DC.Experience: 5 - 25 yearsWork Location: Trivandrum, Bangalore, Hyderabad, Chennai, PuneEducation: Engineering (excluding Mechanical/Civil)Detailed JD:IP RTL design targeted for SOC, Static checks, some basic protocolsExpertise in SoC subsystem/IP...


  • Bengaluru, Karnataka, India Google Full time ₹ 20,00,000 - ₹ 25,00,000 per year

    Minimum qualifications:Bachelor's degree in Electrical/Computer Engineering or equivalent practical experience.2 years of experience with RTL design using Verilog/System Verilog and microarchitecture.Experience in ARM-based SoCs, interconnects and ASIC methodology.Preferred qualifications:Master's degree in Electrical/Computer Engineering. Experience with...


  • Bengaluru, Karnataka, India, Karnataka Eximietas Design Full time

    Hi All,Eximietas Design Hiring Senior RTL Design (Micro-architecture) Architects / Sr. Manager.Experience: 10+ Years.Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA.Anyone with a Valid H1B or Already in US.❖ Minimum Qualifications: Bachelor's degree in Computer Science, Electrical/Electronics.❖ Engineering 10+ years of ASIC SOC...