ASIC Engineer, RTL Integration
5 days ago
- Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
- 3 years of experience with Register-Transfer Level (RTL) design and integration using Verilog/System Verilog, microarchitecture and automation.
- 3 years of experience with the Register-Transfer Level quality check tool flows (e.g., Lint, Clock Domain Crossing, Reset Domain Crossing, Synthesis).
- Experience with methodologies for Register-Transfer Level (RTL) quality checks (e.g., Lint, CDC, RDC).
- Experience with IP integration methodology, IP Design, ARM-based SoCs, ARM-protocols and ASIC methodology.
- Experience with methodologies for low power estimation, timing closure, synthesis.
- Knowledge in one or more of these areas: Interconnects, Debug and Trace, Security, Interrupts, Clocks/Reset, Power/Voltage Domains, Pin Multiplexing.
Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.
Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.
Responsibilities:- Define microarchitecture details for integration of Intellectual Property's (IPs) at macro/Sub-System Workload Requirements Plan (SSWRP) level.
- Perform RTL development (SystemVerilog), debug functional/performance simulations.
- Perform RTL quality checks including Lint, Clock Domain Crossing (CDC), Synthesis, Unified Power Format (UPF) checks.
- Participate in synthesis, timing/power estimation and FPGA/silicon bring-up.
-
ASIC Engineer, RTL Integration
18 hours ago
Bengaluru, Karnataka, India Google Full time ₹ 15,00,000 - ₹ 30,00,000 per yearMinimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.3 years of experience with Register-Transfer Level (RTL) design and integration using Verilog/System Verilog, microarchitecture and automation.3 years of experience with the Register-Transfer Level...
-
ASIC RTL Design Engineer
1 week ago
Bengaluru, Karnataka, India Proxelera Full time ₹ 12,00,000 - ₹ 36,00,000 per yearJob Description:Own RTL design of SoC-level or large subsystems from specification to silicon bring-up.Define and implement micro-architecture; write high-quality, synthesizable RTL in SystemVerilog/Verilog.Work closely with physical design teams for synthesis, timing closure, power, area optimization, DFT hooks, and ECOs.Drive block/subsystem integration...
-
ASIC RTL Design Engineer
1 week ago
Bengaluru, Karnataka, India eInfochips (An Arrow Company) Full time ₹ 8,00,000 - ₹ 12,00,000 per yearGreetings of the dayThis is regarding a Job opportunity with eInfochips as we are having a position of ASIC RTL DESIGN ENGINEERSExperience- 5+ YearsLocation- Bangalore, AhmedabadJob Description:Experience in RTL designVerilog/VHDLSimulation tools, Modeslim/VCS etc.Basic protocols, I2C, UART, PCIe, SPI etc.Micro-Architecture experience is a plusCDC/Lint...
-
ASIC RTL Integration Manager, Silicon
1 week ago
Bengaluru, Karnataka, India Google Full time ₹ 12,00,000 - ₹ 36,00,000 per yearMinimum qualifications:Bachelor's degree in Electrical Engineering or Computer Engineering, or equivalent practical experience.15 years of experience in ASIC RTL design integration.Experience in Verilog or Systemverilog coding.Experience in High performance design, Multi power domains with clocking of multiple SoCs with silicon.Preferred...
-
RTL Design Engineer
1 week ago
Bengaluru, Karnataka, India Sauvira Solutions Private Limited Full time ₹ 12,00,000 - ₹ 36,00,000 per yearThe ASIC RTL Design Lead Engineer will lead the design and development of RTL for high-performance, low-power ASICs. The candidate will be responsible for architecting, designing, and implementing digital circuits using industry-standard RTL design methodologies. This individual will also manage a team of design engineers, provide technical leadership, and...
-
Asic Rtl Engineer
2 weeks ago
Bengaluru, Karnataka, India Mirafra Technologies Full time ₹ 15,00,000 - ₹ 25,00,000 per yearCompany DescriptionMirafra Technologies is a technology consulting company specializing in semiconductor design services, embedded software development, and digital transformation. We have a robust team of over 1000 engineers and are headquartered in Bangalore, with additional offices in Hyderabad, Chennai, and Pune. Our engineers have a proven track record...
-
Senior RTL Design Engineer DSP/ASIC/FPGA
3 days ago
Bengaluru, Karnataka, India Talenton Technology Services Full time ₹ 20,00,000 - ₹ 25,00,000 per yearSenior RTL Design Engineer DSP / ASIC / FPGAExperience: 10 to 15 yearsLocation: Bangalore (On-site)Employment Type: Full-time / PermanentAbout the RoleWe are seeking a highly skilled Senior RTL Design Engineer to join our digital design team. The selected candidate will be responsible for the RTL design and development of signal processing pipelines for...
-
Senior ASIC RTL Design Engineer
1 week ago
Bengaluru, Karnataka, India Proxelera Full time ₹ 15,00,000 - ₹ 25,00,000 per yearSummary:Own end-to-end RTL design for complex SoC or large subsystem blocks, from micro-architecture through tapeout and silicon bring-up.Responsibilities:Define micro-architecture from specs; write high-quality synthesizable SystemVerilog/Verilog RTL for SoC-level or large subsystems.Own design bring-up, block/subsystem integration, and close on timing,...
-
ASIC RTL Engineer III, Silicon IP/Subsystem
21 hours ago
Bengaluru, Karnataka, India Google Full time ₹ 12,00,000 - ₹ 36,00,000 per yearMinimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.4 years of experience with digital logic design principles, RTL design concepts, and languages, such as Verilog or SystemVerilog.3 years of experience in ASIC design flows and methodologies, IP...
-
ASIC RTL Engineer III, Silicon IP/Subsystem
2 weeks ago
Bengaluru, Karnataka, India Google Full time ₹ 8,00,000 - ₹ 24,00,000 per yearMinimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.4 years of experience with digital logic design principles, RTL design concepts, and languages, such as Verilog or SystemVerilog.3 years of experience in ASIC design flows and methodologies, IP...