ASIC Engineer, RTL Integration
3 days ago
- Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
- 3 years of experience with Register-Transfer Level (RTL) design and integration using Verilog/System Verilog, microarchitecture and automation.
- 3 years of experience with the Register-Transfer Level quality check tool flows (e.g., Lint, Clock Domain Crossing, Reset Domain Crossing, Synthesis).
- Experience with methodologies for Register-Transfer Level (RTL) quality checks (e.g., Lint, CDC, RDC).
- Experience with IP integration methodology, IP Design, ARM-based SoCs, ARM-protocols and ASIC methodology.
- Experience with methodologies for low power estimation, timing closure, synthesis.
- Knowledge in one or more of these areas: Interconnects, Debug and Trace, Security, Interrupts, Clocks/Reset, Power/Voltage Domains, Pin Multiplexing.
Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.
Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.
Responsibilities:- Define microarchitecture details for integration of Intellectual Property's(IPs) at macro/Sub-System Workload Requirements Plan (SSWRP) level.
- Perform RTL development (SystemVerilog), debug functional/performance simulations.
- Perform RTL quality checks including Lint, Clock Domain Crossing (CDC), Synthesis, Unified Power Format (UPF) checks.
- Participate in synthesis, timing/power estimation and FPGA/silicon bring-up.
-
ASIC RTL Engineer
3 days ago
Bengaluru, Karnataka, India Talent Worx Full time ₹ 15,00,000 - ₹ 20,00,000 per yearRTL, Coding, Design, IP Design, SOC Development, Lint, CDC , Micro Architecture - Mandatory PCIe/DDR/Ethernet - Any OneI2C,UART/SPI - Any One Spyglass Lint/CDC / Synopsys DC / Verdi/Xcellium - Any OneScripting languages like Make flow, Perl ,shell, python - Any OneASIC RTL EngineerExpertise in SoC subsystem/IP designExpertise in IP design,...
-
RTL Engineer/ RTL Lead and above
4 days ago
Bengaluru, Karnataka, India Tessolve Full timeOpportunity With Tessolve Semiconductor- BangaloreHi All,we are hiring RTL design engineer and design verification engineer for Bangalore location.Exp: 5+ yr expSkills: RTL ASIC, CDC, Lint, Synthesis, SpyglassWe are hiring for RTL ASIC engineer7f work experience in ASIC/IP Design.Experience in Logic design / RTL designExperience is IP design and...
-
RTL Engineer/ RTL Lead and above
5 days ago
Bengaluru, Karnataka, India Tessolve Full timeOpportunity With Tessolve Semiconductor- Bangalore Hi All, we are hiring RTL design engineer and design verification engineer for Bangalore location. Exp: 5+ yr exp Skills: RTL ASIC, CDC, Lint, Synthesis, Spyglass We are hiring for RTL ASIC engineer 7f work experience in ASIC/IP Design. Experience in Logic design / RTL design Experience is IP design and...
-
ASIC Design Engineer
2 days ago
Bengaluru, Karnataka, India ACL Digital Full timeASIC Design EngineerWe are seeking a skilled ASIC Design Engineer with a solid background in digital design, RTL coding, and ASIC development. The ideal candidate will have extensive experience in designing, developing, and optimizing high-performance ASICs, with a strong focus on SystemVerilog or VHDL. This role will involve taking designs from concept to...
-
ASIC Design Engineer
2 weeks ago
Bengaluru, Karnataka, India ACL Digital Full timeASIC Design EngineerWe are seeking a skilled ASIC Design Engineer with a solid background in digital design, RTL coding, and ASIC development. The ideal candidate will have extensive experience in designing, developing, and optimizing high-performance ASICs, with a strong focus on SystemVerilog or VHDL. This role will involve taking designs from concept to...
-
Senior ASIC Design Engineer
3 days ago
Bengaluru, Karnataka, India beBeeRTLdesigner Full time ₹ 2,30,40,000 - ₹ 2,79,28,000Job SummaryWe are seeking a seasoned ASIC design engineer with expertise in RTL implementation to join our display subsystem team.The ideal candidate will lead front-end RTL design and development of next-generation display subsystems, collaborating with cross-functional teams across geographies to ensure high-quality and power-efficient IP...
-
RTL Engineer and Design Verification engineer
4 weeks ago
Bengaluru, Karnataka, India Tessolve Full timeOpportunity With Tessolve Semiconductor- BangaloreHi All,we are hiring RTL design engineer and design verification engineer for Bangalore location.Exp: 5+ yr expSkills: RTL ASIC, CDC, Lint, Synthesis, SpyglassWe are hiring for RTL ASIC engineer7f work experience in ASIC/IP Design.Experience in Logic design / RTL designExperience is IP design and...
-
Expert Digital ASIC Engineer
7 hours ago
Bengaluru, Karnataka, India beBeeEngineering Full time ₹ 20,00,000 - ₹ 25,00,000Job Title: Expert Digital ASIC EngineerOverview:As a skilled digital ASIC engineer, you will play a key role in the design and development of complex semiconductor chips. Your expertise in digital concepts and ASIC flow will be crucial in driving our innovation forward.Responsibilities:Digital Concepts and ASIC Flow: Proficiency in digital concepts and ASIC...
-
RTL Engineer and Design Verification engineer
4 weeks ago
Bengaluru, Karnataka, India Tessolve Full timeOpportunity With Tessolve Semiconductor- Bangalore Hi All, we are hiring RTL design engineer and design verification engineer for Bangalore location. Exp: 5+ yr exp Skills: RTL ASIC, CDC, Lint, Synthesis, Spyglass We are hiring for RTL ASIC engineer 7f work experience in ASIC/IP Design. Experience in Logic design / RTL design Experience is IP design and...
-
RTL Engineer and Design Verification engineer
4 weeks ago
Bengaluru, Karnataka, India Tessolve Full timeOpportunity With Tessolve Semiconductor- BangaloreHi All,we are hiring RTL design engineer and design verification engineer for Bangalore location.Exp: 5+ yr expSkills: RTL ASIC, CDC, Lint, Synthesis, SpyglassWe are hiring for RTL ASIC engineer7f work experience in ASIC/IP Design.Experience in Logic design / RTL designExperience is IP design and...
