ASIC RTL Engineer III, Silicon IP/Subsystem

14 hours ago

Bengaluru, Karnataka, India Google Full time ₹ 12,00,000 - ₹ 36,00,000 per year
Minimum qualifications:
  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
  • 4 years of experience with digital logic design principles, RTL design concepts, and languages, such as Verilog or SystemVerilog.
  • 3 years of experience in ASIC design flows and methodologies, IP integration (e.g., subsystems, memories, IO's and Analog IP) and RTL design.
  • Experience with logic synthesis techniques to optimize RTL code, performance and power, as well as low-power design techniques.
Preferred qualifications:
  • Master's degree or PhD in Electrical Engineering, Computer Engineering, or Computer Science.
  • Experience working on memory controller/direct memory access (DMA).
  • Experience with industry standard ASIC design tools for RTL lint, VCS, Verdi.
  • Experience in AI accelerator design, data-path design.
  • Knowledge of high-performance and low-power design techniques, assertion-based formal verification, FPGA and emulation platforms, and SOC architecture.


About the job

Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.

In this role, you will own System Verilog implementation, lead PPA (Power, Performance, Area) optimization experiments early on, and collaborate across the verification and physical design teams.

The Platforms and Devices team encompasses Google's various computing software platforms across environments (desktop, mobile, applications), as well as our first party devices and services that combine the best of Google AI, software, and hardware. Teams across this area research, design, and develop new technologies to make our user's interaction with computing faster and more seamless, building innovative experiences for our users around the world.



Responsibilities
  • Define the block-level design document (e.g., interface protocol, block diagram, transaction flow, pipeline, etc.).
  • Perform RTL coding, function/performance simulation debug, and Lint/CDC/FV/UPF checks.
  • Participate in synthesis, timing/power closure, and FPGA/silicon bring-up.
  • Participate in test plan and coverage analysis of the block and ASIC-level verification.
  • Communicate and work with multi-disciplined and multi-site teams.

  • ASIC RTL Engineer III, Silicon IP/Subsystem

    2 weeks ago

    Bengaluru, Karnataka, India Google Full time ₹ 8,00,000 - ₹ 24,00,000 per year

    Minimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.4 years of experience with digital logic design principles, RTL design concepts, and languages, such as Verilog or SystemVerilog.3 years of experience in ASIC design flows and methodologies, IP...

  • ASIC RTL Engineer III, Silicon IP/Subsystem

    2 weeks ago

    Bengaluru, Karnataka, India Google Full time ₹ 8,00,000 - ₹ 24,00,000 per year

    Minimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.4 years of experience with digital logic design principles, RTL design concepts, and languages, such as Verilog or SystemVerilog.3 years of experience in ASIC design flows and methodologies, IP...

  • RTL IP Design Engineer

    2 days ago

    Bengaluru, Karnataka, India Mettlesemi Systems And Technologies Private Limite Full time ₹ 12,00,000 - ₹ 36,00,000 per year

    Position: RTL IP Design Engineer Experience: 5+ years Location: Bangalore, India Company: Mettlesemi Systems and Technologies Pvt Ltd Job Type: Full-TimeWe are looking for an RTL IP Design Engineer to join our silicon design team for a high-impact engagement with a prestigious global client. The ideal candidate will have deep expertise in digital IP and...

  • ASIC RTL Design Engineer

    7 days ago

    Bengaluru, Karnataka, India Proxelera Full time ₹ 12,00,000 - ₹ 36,00,000 per year

    Job Description:Own RTL design of SoC-level or large subsystems from specification to silicon bring-up.Define and implement micro-architecture; write high-quality, synthesizable RTL in SystemVerilog/Verilog.Work closely with physical design teams for synthesis, timing closure, power, area optimization, DFT hooks, and ECOs.Drive block/subsystem integration...

  • Senior/Principal/Lead - ASIC RTL Design Engineer (SOC/Subsystems)

    20 hours ago

    Bengaluru, Karnataka, India Proxelera Full time ₹ 6,00,000 - ₹ 18,00,000 per year

    About Proxelera:Proxelera is apremier Outsourced Product Development (OPD) partner, specializing inSemiconductors, Systems, and Bespoke Hardwaresolutions. We combineprocess excellencewithdeep technical expertiseto deliverinnovative and transformative engineering outcomesfor global clients.Proxelera's mission is to empower clients toaccelerate product...

  • Silicon RTL IP/Subsystem Engineer, Cloud

    1 week ago

    Bengaluru, Karnataka, India Google Full time ₹ 20,00,000 - ₹ 25,00,000 per year

    Minimum qualifications: Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science or a related field, or equivalent practical experience5 years of experience in Application-specific integrated circuit (ASIC) development with Verilog/SystemVerilog, Vhsic Hardware Description Language (VHDL), or Chise.Experience in ASIC design...

  • ASIC RTL Engineer

    4 days ago

    Bengaluru, Karnataka, India Talent Worx Full time ₹ 12,00,000 - ₹ 36,00,000 per year

    RTL, Coding, Design, IP Design, SOC Development, Lint, CDC , Micro Architecture  - Mandatory PCIe/DDR/Ethernet - Any OneI2C,UART/SPI  - Any One    Spyglass Lint/CDC / Synopsys DC / Verdi/Xcellium - Any OneScripting languages like Make flow, Perl ,shell, python - Any OneASIC RTL EngineerExpertise in SoC subsystem/IP designExpertise in IP design,...

  • ASIC RTL Design Engineer, Silicon

    5 days ago

    Bengaluru, Karnataka, India Google Full time ₹ 20,00,000 - ₹ 25,00,000 per year

    Minimum qualifications:Bachelor's degree in Electrical/Computer Engineering or equivalent practical experience.2 years of experience with RTL design using Verilog/System Verilog and microarchitecture.Experience in ARM-based SoCs, interconnects and ASIC methodology.Preferred qualifications:Master's degree in Electrical/Computer Engineering. Experience with...

  • ASIC RTL Design Engineer, Silicon

    2 days ago

    Bengaluru, Karnataka, India Google Full time ₹ 12,00,000 - ₹ 36,00,000 per year

    Minimum qualifications:Bachelor's degree in Electrical/Computer Engineering or equivalent practical experience.2 years of experience with RTL design using Verilog/System Verilog and microarchitecture.Experience in ARM-based SoCs, interconnects and ASIC methodology.Preferred qualifications:Master's degree in Electrical/Computer Engineering.Experience with...

  • FPGA Silicon Design Engineer

    4 days ago

    Bengaluru, Karnataka, India Altera Semiconductor Full time ₹ 12,00,000 - ₹ 36,00,000 per year

    Job Details:Job Description:Altera is seeking highly skilled Senior/Lead FPGA Silicon Design Engineer to ensure the excellence of next-generation Ethernet/Transceiver/Crypto for top-tier FPGAs. This role offers opportunity to make a significant impact at a tech-driven company that provides leading programmable solutions, easily deployable in applications...