ASIC RTL Engineer III, Silicon IP/Subsystem
4 days ago
Minimum qualifications:
- Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
- 4 years of experience with digital logic design principles, RTL design concepts, and languages, such as Verilog or SystemVerilog.
- 3 years of experience in ASIC design flows and methodologies, IP integration (e.g., subsystems, memories, IO's and Analog IP) and RTL design.
- Experience with logic synthesis techniques to optimize RTL code, performance and power, as well as low-power design techniques.
Preferred qualifications:
- Master's degree or PhD in Electrical Engineering, Computer Engineering, or Computer Science.
- Experience working on memory controller/direct memory access (DMA).
- Experience with industry standard ASIC design tools for RTL lint, VCS, Verdi.
- Experience in AI accelerator design, data-path design.
- Knowledge of high-performance and low-power design techniques, assertion-based formal verification, FPGA and emulation platforms, and SOC architecture.
About The Job
Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.
In this role, you will own System Verilog implementation, lead PPA (Power, Performance, Area) optimization experiments early on, and collaborate across the verification and physical design teams.
The Platforms and Devices team encompasses Google's various computing software platforms across environments (desktop, mobile, applications), as well as our first party devices and services that combine the best of Google AI, software, and hardware. Teams across this area research, design, and develop new technologies to make our user's interaction with computing faster and more seamless, building innovative experiences for our users around the world.
Responsibilities
- Define the block-level design document (e.g., interface protocol, block diagram, transaction flow, pipeline, etc.).
- Perform RTL coding, function/performance simulation debug, and Lint/CDC/FV/UPF checks.
- Participate in synthesis, timing/power closure, and FPGA/silicon bring-up.
- Participate in test plan and coverage analysis of the block and ASIC-level verification.
- Communicate and work with multi-disciplined and multi-site teams.
Google is proud to be an equal opportunity workplace and is an affirmative action employer. We are committed to equal employment opportunity regardless of race, color, ancestry, religion, sex, national origin, sexual orientation, age, citizenship, marital status, disability, gender identity or Veteran status. We also consider qualified applicants regardless of criminal histories, consistent with legal requirements. See also Google's EEO Policy and EEO is the Law. If you have a disability or special need that requires accommodation, please let us know by completing our Accommodations for Applicants form .
-
ASIC RTL Engineer III, Silicon IP/Subsystem
4 days ago
Bengaluru, Karnataka, India Google Full time ₹ 8,00,000 - ₹ 24,00,000 per yearMinimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.4 years of experience with digital logic design principles, RTL design concepts, and languages, such as Verilog or SystemVerilog.3 years of experience in ASIC design flows and methodologies, IP...
-
ASIC RTL Integration Engineer
1 week ago
Bengaluru, Karnataka, India DevloiT Full time ₹ 5,00,000 - ₹ 15,00,000 per yearPosition: ASIC RTL Integration / ASIC RTL CodingLocation: Bangalore, IndiaEmployment Type: Long Term ContractAbout the Role:We are seeking a skilled ASIC RTL Integration Engineer with hands-on experience in developing and integrating RTL for IPs or subsystems. The ideal candidate should have a deep understanding of architectural specifications and a strong...
-
Silicon RTL IP/Subsystem Engineer, Cloud
1 day ago
Bengaluru, Karnataka, India Google Full time ₹ 20,00,000 - ₹ 25,00,000 per yearMinimum qualifications: Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science or a related field, or equivalent practical experience5 years of experience in Application-specific integrated circuit (ASIC) development with Verilog/SystemVerilog, Vhsic Hardware Description Language (VHDL), or Chise.Experience in ASIC design...
-
ASIC Engineering Manager
2 weeks ago
Bengaluru, Karnataka, India Meta Full time ₹ 20,00,000 - ₹ 50,00,000 per yearMeta is seeking an Application-Specific Integrated Circuit (ASIC) Design Engineering Manager to lead our team in developing processing blocks for a System-on-Chip (SOC). As a key leader, you will drive Register-Transfer Level (RTL) design planning and execution, foster innovative methodologies, and manage IP design and SOC integration. You will collaborate...
-
Senior/Lead FPGA Silicon Design Engineer
2 weeks ago
Bengaluru, Karnataka, India Altera Full time ₹ 12,00,000 - ₹ 36,00,000 per yearJob DetailsJob Description:Altera is seeking highly skilled Senior/Lead FPGA Silicon Design Engineer to ensure the excellence of next-generation Ethernet/Transceiver/Crypto for top-tier FPGAs. This role offers opportunity to make a significant impact at a tech-driven company that provides leading programmable solutions, easily deployable in applications...
-
Senior/Lead FPGA Silicon Design Engineer
2 days ago
Bengaluru, Karnataka, India Altera Semiconductor Full time ₹ 20,00,000 - ₹ 25,00,000 per yearJob Details:Job Description:Altera is seeking highly skilled Senior/Lead FPGA Silicon Design Engineer to ensure the excellence of next-generation Ethernet/Transceiver/Crypto for top-tier FPGAs. This role offers opportunity to make a significant impact at a tech-driven company that provides leading programmable solutions, easily deployable in applications...
-
Silicon Senior uArch/RTL Engineer, Cloud
1 week ago
Bengaluru, Karnataka, India Google Full time ₹ 12,00,000 - ₹ 36,00,000 per yearMinimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.8 years of experience in Application-Specific Integrated Circuit/System on a chip (ASIC/SoC) development with Verilog/SystemVerilog.Experience in micro-architecture and design of IPs and...
-
Silicon Senior uArch/RTL Engineer, Cloud
7 days ago
Bengaluru, Karnataka, India Google Full time ₹ 12,00,000 - ₹ 36,00,000 per yearMinimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.8 years of experience in Application-Specific Integrated Circuit/System on a chip (ASIC/SoC) development with Verilog/SystemVerilog.Experience in micro-architecture and design of IPs and...
-
ASIC Engineering Manager
2 weeks ago
Bengaluru, Karnataka, India Meta Full time ₹ 12,00,000 - ₹ 36,00,000 per yearJob Description Meta is seeking an Application-Specific Integrated Circuit (ASIC) Design Engineering Manager to lead our team in developing processing blocks for a System-on-Chip (SOC). As a key leader, you will drive Register-Transfer Level (RTL) design planning and execution, foster innovative methodologies, and manage IP design and SOC integration. You...
-
IP/ Subsystem Design Lead
1 week ago
Bengaluru, Karnataka, India Advanced Micro Devices, Inc Full time ₹ 12,00,000 - ₹ 24,00,000 per yearWHAT YOU DO AT AMD CHANGES EVERYTHING At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create...