ASIC RTL Engineer III, Silicon
1 week ago
- Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
- 4 years of experience with digital logic design principles, RTL design concepts, and languages, such as Verilog or SystemVerilog.
- Experience with logic synthesis techniques to optimize RTL code, performance and power, as well as low-power design techniques.
- Master's or PhD degree in Electrical Engineering, Computer Engineering, or Computer Science.
- Experience with a scripting language like Perl or Python.
- Experience with ASIC or FPGA design verification, synthesis, timing/power analysis, and DFT.
- Knowledge of high-performance and low-power design techniques, assertion-based formal verification, FPGA and emulation platforms, and SOC architecture.
- Knowledge of memory compression, fabric, coherence, cache, or DRAM.
Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.
The Platforms and Devices team encompasses Google's various computing software platforms across environments (desktop, mobile, applications), as well as our first party devices and services that combine the best of Google AI, software, and hardware. Teams across this area research, design, and develop new technologies to make our user's interaction with computing faster and more seamless, building innovative experiences for our users around the world.
Responsibilities:
- Define the block-level design document (e.g., interface protocol, block diagram, transaction flow, pipeline, etc.).
- Perform RTL coding, function/performance simulation debug, and Lint/Clock Domain Crossing (CDC)/Formal Verification (FV)/Unified Power Format (UPF) checks.
- Participate in synthesis, timing/power closure, and FPGA/silicon bring-up.
- Participate in test plan and coverage analysis of the block and ASIC-level verification.
- Communicate and work with multi-disciplined and multi-site teams.
-
ASIC RTL Engineer III, Silicon
7 days ago
Bengaluru, Karnataka, India Google Full time ₹ 5,00,000 - ₹ 8,00,000 per yearMinimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.4 years of experience with digital logic design principles, RTL design concepts, and languages, such as Verilog or SystemVerilog.Experience with logic synthesis techniques to optimize RTL code,...
-
Asic Rtl Design Engineer
3 days ago
Bengaluru, Karnataka, India Proxelera Full time ₹ 1,04,000 - ₹ 1,30,878 per yearSummary:We are looking for an experienced Senior/Principal ASIC RTL Design Engineer with 10+ years of hands-on RTL design expertise to join our team in Bangalore. The ideal candidate will own end-to-end RTL design for complex SoCs or large subsystems, from micro-architecture through tapeout and silicon bring-up.Job Description:Own RTL design of SoC-level or...
-
ASIC RTL
1 week ago
Bengaluru, Karnataka, India AMD Full time ₹ 15,00,000 - ₹ 20,00,000 per yearWHAT YOU DO AT AMD CHANGES EVERYTHINGWe care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences - the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our...
-
rtl asic
1 week ago
Bengaluru, Karnataka, India Proxelera Full time ₹ 9,00,000 - ₹ 12,00,000 per yearCompany DescriptionProxelera is a premier outsourced product development partner specializing in Semiconductors, Systems, and Bespoke Hardware. The company combines process rigor with advanced technical expertise to deliver transformative solutions. Proxelera also fosters industry-academia collaboration and VLSI talent development.Role DescriptionThis is a...
-
ASIC Engineer, RTL Integration
2 weeks ago
Bengaluru, Karnataka, India Google Full time ₹ 15,00,000 - ₹ 20,00,000 per yearMinimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.3 years of experience with Register-Transfer Level (RTL) design and integration using Verilog/System Verilog, microarchitecture and automation.3 years of experience with the Register-Transfer Level...
-
RTL Engineer Networking
1 week ago
Bengaluru, Karnataka, India Eridu AI Full time ₹ 1,04,000 - ₹ 1,30,878 per yearCompany DescriptionEridu AI is a Silicon Valley startup dedicated to enhancing the performance of large AI models. Led by a team of seasoned Silicon Valley executives and engineers with extensive experience in semiconductors, systems, and software, the company is headed by serial entrepreneur Drew Perkins. Perkins has co-founded multiple successful ventures,...
-
ASIC Design Engineering Director
2 weeks ago
Bengaluru, Karnataka, India beBeeAsic Full time ₹ 15,00,000 - ₹ 20,00,000Job OverviewWe are seeking a seasoned executive to lead our ASIC Design Engineering team. As the ASIC Design Engineering Manager, you will be responsible for driving the strategic direction of our SOC development.Develop and execute RTL design planning and execution, innovative design methodology development, u-Arch, IP design and SOC integration...
-
ASIC Engineer, RTL Integration
1 week ago
Bengaluru, Karnataka, India Google Full time ₹ 15,00,000 - ₹ 20,00,000 per yearMinimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.3 years of experience with Register-Transfer Level (RTL) design and integration using Verilog/System Verilog, microarchitecture and automation.3 years of experience with the Register-Transfer Level...
-
Bengaluru, Karnataka, India Meta Full time US$ 1,25,000 - US$ 1,75,000 per yearMeta is hiring ASIC Engineers within the Infrastructure organization. We are looking for individuals with experience in the Pre/Post Silicon Validation to build and scale silicon for data center applications.As an ASIC Engineer in the Infra Silicon Enablement team, you will be part of a dynamic team working with the best in the industry, focused on...
-
ASIC RTL Design/Integration Lead
1 week ago
Bengaluru, Karnataka, India AMD Full time US$ 1,50,000 - US$ 2,00,000 per yearASIC RTL Design/Integration LeadBangalore, IndiaEngineering69163Job DescriptionWHAT YOU DO AT AMD CHANGES EVERYTHINGWe care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for the...