ASIC Engineer, RTL Integration
3 days ago
- Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
- 3 years of experience with Register-Transfer Level (RTL) design and integration using Verilog/System Verilog, microarchitecture and automation.
- 3 years of experience with the Register-Transfer Level quality check tool flows (e.g., Lint, Clock Domain Crossing, Reset Domain Crossing, Synthesis).
- Experience with methodologies for Register-Transfer Level (RTL) quality checks (e.g., Lint, CDC, RDC).
- Experience with IP integration methodology, IP Design, ARM-based SoCs, ARM-protocols and ASIC methodology.
- Experience with methodologies for low power estimation, timing closure, synthesis.
- Knowledge in one or more of these areas: Interconnects, Debug and Trace, Security, Interrupts, Clocks/Reset, Power/Voltage Domains, Pin Multiplexing.
Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.
Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.
Responsibilities- Define microarchitecture details for integration of Intellectual Property's(IPs) at macro/Sub-System Workload Requirements Plan (SSWRP) level.
- Perform RTL development (SystemVerilog), debug functional/performance simulations.
- Perform RTL quality checks including Lint, Clock Domain Crossing (CDC), Synthesis, Unified Power Format (UPF) checks.
- Participate in synthesis, timing/power estimation and FPGA/silicon bring-up.
Google is proud to be an equal opportunity workplace and is an affirmative action employer. We are committed to equal employment opportunity regardless of race, color, ancestry, religion, sex, national origin, sexual orientation, age, citizenship, marital status, disability, gender identity or Veteran status. We also consider qualified applicants regardless of criminal histories, consistent with legal requirements. See also Google's EEO Policy and EEO is the Law. If you have a disability or special need that requires accommodation, please let us know by completing our Accommodations for Applicants form.
-
rtl asic
3 days ago
Bengaluru, Karnataka, India Proxelera Full time ₹ 9,00,000 - ₹ 12,00,000 per yearCompany DescriptionProxelera is a premier outsourced product development partner specializing in Semiconductors, Systems, and Bespoke Hardware. The company combines process rigor with advanced technical expertise to deliver transformative solutions. Proxelera also fosters industry-academia collaboration and VLSI talent development.Role DescriptionThis is a...
-
ASIC RTL
3 days ago
Bengaluru, Karnataka, India AMD Full time ₹ 15,00,000 - ₹ 20,00,000 per yearWHAT YOU DO AT AMD CHANGES EVERYTHINGWe care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences - the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our...
-
ASIC Engineer, RTL Integration
1 week ago
Bengaluru, Karnataka, India Google Full time ₹ 15,00,000 - ₹ 20,00,000 per yearMinimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.3 years of experience with Register-Transfer Level (RTL) design and integration using Verilog/System Verilog, microarchitecture and automation.3 years of experience with the Register-Transfer Level...
-
ASIC RTL Design/Integration Lead
3 days ago
Bengaluru, Karnataka, India AMD Full time US$ 1,50,000 - US$ 2,00,000 per yearASIC RTL Design/Integration LeadBangalore, IndiaEngineering69163Job DescriptionWHAT YOU DO AT AMD CHANGES EVERYTHINGWe care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for the...
-
ASIC RTL Design/Integration Lead
3 days ago
Bengaluru, Karnataka, India AMD Full time ₹ 15,00,000 - ₹ 20,00,000 per yearOverview:WHAT YOU DO AT AMD CHANGES EVERYTHINGWe care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded....
-
ASIC RTL
3 days ago
Bengaluru, Karnataka, India Vhunt4u Full time ₹ 1,04,000 - ₹ 1,30,878 per year• Expertise in ASIC RTL Design• Expertise in ASIC IP Design• Expertise in CDC and Lint tools• Expertise in design and simulation tools• Expertise in Video processing algorithms / interfaces• Expertise in CXL / PCIe Protocol, 5G, Datacenter
-
ASIC/RTL Design Engineer
3 days ago
Bengaluru, Karnataka, India Qualcomm Full time ₹ 1,04,000 - ₹ 1,30,878 per yearGeneral Summary:You will be implementing the industry's leading edge graphics processor, specific areas include 2D and 3D graphics, streaming processor, high speed IO interface and bus protocols. In this position, the designer will be responsible for architecture and micro-architecture design of the ASIC, RTL design and synthesis, logic and timing...
-
ASIC RTL Engineer
1 week ago
Bengaluru, Karnataka, India Talent Worx Full time ₹ 15,00,000 - ₹ 20,00,000 per yearRTL, Coding, Design, IP Design, SOC Development, Lint, CDC , Micro Architecture - Mandatory PCIe/DDR/Ethernet - Any OneI2C,UART/SPI - Any One Spyglass Lint/CDC / Synopsys DC / Verdi/Xcellium - Any OneScripting languages like Make flow, Perl ,shell, python - Any OneASIC RTL EngineerExpertise in SoC subsystem/IP designExpertise in IP design,...
-
RTL Engineer/ RTL Lead and above
1 week ago
Bengaluru, Karnataka, India Tessolve Full timeOpportunity With Tessolve Semiconductor- BangaloreHi All,we are hiring RTL design engineer and design verification engineer for Bangalore location.Exp: 5+ yr expSkills: RTL ASIC, CDC, Lint, Synthesis, SpyglassWe are hiring for RTL ASIC engineer7f work experience in ASIC/IP Design.Experience in Logic design / RTL designExperience is IP design and...
-
RTL Engineer/ RTL Lead and above
2 weeks ago
Bengaluru, Karnataka, India Tessolve Full timeOpportunity With Tessolve Semiconductor- Bangalore Hi All, we are hiring RTL design engineer and design verification engineer for Bangalore location. Exp: 5+ yr exp Skills: RTL ASIC, CDC, Lint, Synthesis, Spyglass We are hiring for RTL ASIC engineer 7f work experience in ASIC/IP Design. Experience in Logic design / RTL design Experience is IP design and...