Senior/Principal/Lead - ASIC RTL Design Engineer (SOC/Subsystems)
9 hours ago
About Proxelera:
Proxelera is a
premier Outsourced Product Development (OPD) partner
, specializing in
Semiconductors, Systems, and Bespoke Hardware
solutions. We combine
process excellence
with
deep technical expertise
to deliver
innovative and transformative engineering outcomes
for global clients.
Proxelera's mission is to empower clients to
accelerate product development
,
optimize performance
, and
scale engineering capabilities
with confidence.
Position:
Senior/Principal/Lead - ASIC RTL Design Engineer
City:
Bangalore
Country:
India
Province:
Karnataka
Job Description
Summary:
Own end-to-end RTL design for complex SoC or large subsystem blocks — from micro-architecture through tapeout and silicon bring-up.
Responsibilities:
- Define
micro-architecture
from specifications; write high-quality, synthesizable
SystemVerilog/Verilog RTL
for SoC-level or large subsystems. - Own
design bring-up
, block/subsystem integration, and close on
timing, power, and area
with synthesis and PnR teams. - Drive
design reviews
, resolve bugs, and support
silicon validation
and
post-silicon debug
. - Collaborate with DV to define
test plans
, assertions, and coverage goals; support
emulation/FPGA
only as a secondary validation aid (not counted toward the 8 years).
Must-Have Qualifications:
- 8+ years
of hands-on ASIC RTL development experience (
FPGA work does not count toward the 8 years
). - Multiple production
ASIC tapeouts
, owning significant SoC or subsystem functionality (e.g., interconnects, coherency, memory subsystem, high-speed I/O, security, or power-management islands). - Strong
SystemVerilog/Verilog RTL
and
micro-architecture
skills, including clock/reset design, low-power techniques (UPF/retention/isolation), and AMBA/standard bus protocols (AXI/ACE/AHB/APB). - Proven collaboration with
physical design
teams on synthesis constraints, timing closure, DFT hooks, and ECOs. - Demonstrated
silicon bring-up
experience for owned blocks/subsystems.
Nice to Have:
- Exposure to
coherency protocols
, cache/memory controllers, DDR/PCIe subsystems, and security/crypto blocks. - Experience with
SVA
for design-level assertions, performance modeling, or power/performance analysis. - Scripting for design productivity (
Tcl/Python
) used to support hands-on RTL work.
-
Asic Rtl Design Engineer
2 weeks ago
Bengaluru, Karnataka, India Proxelera Full time ₹ 20,00,000 - ₹ 25,00,000 per yearSummary:We are looking for an experienced Senior/Principal ASIC RTL Design Engineer with 10+ years of hands-on RTL design expertise to join our team in Bangalore. The ideal candidate will own end-to-end RTL design for complex SoCs or large subsystems, from micro-architecture through tapeout and silicon bring-up.Job Description:Own RTL design of SoC-level or...
-
Senior ASIC RTL Design Engineer
1 week ago
Bengaluru, Karnataka, India Proxelera Full time ₹ 15,00,000 - ₹ 25,00,000 per yearSummary:Own end-to-end RTL design for complex SoC or large subsystem blocks, from micro-architecture through tapeout and silicon bring-up.Responsibilities:Define micro-architecture from specs; write high-quality synthesizable SystemVerilog/Verilog RTL for SoC-level or large subsystems.Own design bring-up, block/subsystem integration, and close on timing,...
-
Senior/Principal ASIC RTL Design Engineer
1 week ago
Bengaluru, Karnataka, India Proxelera Full time ₹ 20,00,000 - ₹ 25,00,000 per yearJob InformationJob Opening IDZR_174_JOBIndustrySemiconductorDate Opened09/10/2025Job TypeFull timeWork Experience8+ YearsCityBangaloreState/ProvinceKarnatakaCountryIndiaZip/Postal Code560078Job DescriptionSummary:Own end-to-end RTL design for complex SoC or large subsystem blocks, from micro-architecture through tapeout and silicon...
-
ASIC RTL Design Engineer
7 days ago
Bengaluru, Karnataka, India Proxelera Full time ₹ 12,00,000 - ₹ 36,00,000 per yearJob Description:Own RTL design of SoC-level or large subsystems from specification to silicon bring-up.Define and implement micro-architecture; write high-quality, synthesizable RTL in SystemVerilog/Verilog.Work closely with physical design teams for synthesis, timing closure, power, area optimization, DFT hooks, and ECOs.Drive block/subsystem integration...
-
SoC RTL Design Lead
2 weeks ago
Bengaluru, Karnataka, India Texas Instruments Full time ₹ 8,00,000 - ₹ 24,00,000 per yearWe are looking for an experiencedSenior RTL Design Leadto join our team in developing cutting-edge control solutions and Application specific SoC products. The ideal candidate will have deep understanding of RTL design and SoC integration, particularly in the context of ARM-based architectures, and a proven ability to collaborate across multiple engineering...
-
RTL Design Engineer
1 week ago
Bengaluru, Karnataka, India Sauvira Solutions Private Limited Full time ₹ 12,00,000 - ₹ 36,00,000 per yearThe ASIC RTL Design Lead Engineer will lead the design and development of RTL for high-performance, low-power ASICs. The candidate will be responsible for architecting, designing, and implementing digital circuits using industry-standard RTL design methodologies. This individual will also manage a team of design engineers, provide technical leadership, and...
-
RTL / Soc Design & Integration Lead
2 weeks ago
Bengaluru, Karnataka, India AMD Full time ₹ 8,00,000 - ₹ 20,00,000 per yearWHAT YOU DO AT AMD CHANGES EVERYTHINGAt AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create...
-
ASIC RTL Engineer III, Silicon IP/Subsystem
2 weeks ago
Bengaluru, Karnataka, India Google Full time ₹ 8,00,000 - ₹ 24,00,000 per yearMinimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.4 years of experience with digital logic design principles, RTL design concepts, and languages, such as Verilog or SystemVerilog.3 years of experience in ASIC design flows and methodologies, IP...
-
ASIC RTL Engineer III, Silicon IP/Subsystem
25 minutes ago
Bengaluru, Karnataka, India Google Full time ₹ 12,00,000 - ₹ 36,00,000 per yearMinimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.4 years of experience with digital logic design principles, RTL design concepts, and languages, such as Verilog or SystemVerilog.3 years of experience in ASIC design flows and methodologies, IP...
-
SoC Frontend RTL Design Lead
7 hours ago
Bengaluru, Karnataka, India Texas Instruments Full time ₹ 12,00,000 - ₹ 36,00,000 per yearDescriptionWe are looking for an experienced Senior RTL Design Lead to join our team in developing cutting-edge motor control solutions for BLDC, Brushed & Stepper motors. The ideal candidate will have deep understanding of RTL design and SoC integration, particularly in the context of ARM-based architectures, and a proven ability to collaborate across...