Physical Verification Engineer

2 days ago


New Delhi, India LeadSoc Technologies Pvt Ltd Full time

Physical Verification EngineerJob DescriptionWork with various implementation team to drive full-chip Physical Verification Sign-off closure in the area of (DRC, LVS, ANT, ERC, ESD, PERC) for tape-out. Co-work with Place & Route team to resolve full-chip layout integration issues. Work with various implementation team to drive Physical Verification Coordinates with internal IP owners on IP related issues. Coordinates with Manufacturing Team on DRC related issues. Provide automation solutions to improve efficiency in tape-out flow. Report on tapeout issues. Custom LayoutRequirementBachelor/Masters Degree in Electrical/Electronics Engineering / Computer Science 3-10 years of physical verification or design experience Preferably well-versed in Calibre, ICV Proficient in script programming, such as, Tcl, Perl or C-shell Proficient in UNIX (Linux) platforms Track record of successful tapeout of chips Strong communication skills, problem solving and analytical skills



  • New Delhi, India LeadSoc Technologies Pvt Ltd Full time

    Physical Verification Engineer Job DescriptionWork with various implementation team to drive full-chip Physical Verification Sign-off closure in the area of (DRC, LVS, ANT, ERC, ESD, PERC) for tape-out. Co-work with Place & Route team to resolve full-chip layout integration issues. Work with various implementation team to drive Physical Verification...


  • New Delhi, India ACL Digital Full time

    Physical Verification Engineers Experience : 2-5 years Location : BangaloreJob Description – Physical Verification EngineerKey ResponsibilitiesPerform physical verification for SoCs, cores, and block-level designs. Run and debug DRC (Design Rule Check), LVS (Layout vs. Schematic), ERC (Electrical Rule Check), Antenna checks, and DFM (Design for...


  • New Delhi, India LeadSoc Technologies Pvt Ltd Full time

    Physical Verification Engineer Job DescriptionWork with various implementation team to drive full-chip Physical Verification Sign-off closure in the area of (DRC, LVS, ANT, ERC, ESD, PERC) for tape-out. Co-work with Place & Route team to resolve full-chip layout integration issues. Work with various implementation team to drive Physical Verification...


  • New Delhi, India LeadSoc Technologies Pvt Ltd Full time

    Physical Verification EngineerJob DescriptionWork with various implementation team to drive full-chip Physical Verification Sign-off closure in the area of (DRC, LVS, ANT, ERC, ESD, PERC) for tape-out. Co-work with Place & Route team to resolve full-chip layout integration issues. Work with various implementation team to drive Physical Verification...


  • New Delhi, India LeadSoc Technologies Pvt Ltd Full time

    Physical Verification EngineerJob DescriptionWork with various implementation team to drive full-chip Physical Verification Sign-off closure in the area of (DRC, LVS, ANT, ERC, ESD, PERC) for tape-out. Co-work with Place & Route team to resolve full-chip layout integration issues. Work with various implementation team to drive Physical Verification...


  • New Delhi, India ACL Digital Full time

    Physical Verification Engineers Experience : 3 years Location : Bangalore Will be responsible for Runing Physical verification analysis for multiple designs, analyzing results and providing fixes to address the issues for complex cpu designs, in latest technology nodes. n (LVS, DRC, ERC, PERC, Antenna, DFM) at block and top levels. Collaborate with Physical...


  • New Delhi, India ACL Digital Full time

    Physical Verification EngineersExperience : 3 years Location : Bangalore Will be responsible for Runing Physical verification analysis for multiple designs, analyzing results and providing fixes to address the issues for complex cpu designs, in latest technology nodes. n (LVS, DRC, ERC, PERC, Antenna, DFM) at block and top levels. Collaborate with Physical...


  • New Delhi, India ACL Digital Full time

    Physical Verification EngineersExperience : 3 years Location : Bangalore Will be responsible for Runing Physical verification analysis for multiple designs, analyzing results and providing fixes to address the issues for complex cpu designs, in latest technology nodes. n (LVS, DRC, ERC, PERC, Antenna, DFM) at block and top levels. Collaborate with Physical...


  • New Delhi, India ACL Digital Full time

    Physical Verification EngineerExperience: 2 to 5 YearsLocation: BangaloreNotice Period: ImmediateJob DescriptionKey Responsibilities:- Perform Physical Verification checks including DRC, LVS, ERC, and Antenna checks at block and full-chip level. - Work with foundry rule decks (TSMC / Samsung / GF / Intel / UMC etc.) to ensure design sign-off compliance. -...


  • New Delhi, India ACL Digital Full time

    Physical Verification EngineerExperience: 2 to 5 Years Location: Bangalore Notice Period: ImmediateJob DescriptionKey Responsibilities: PerformPhysical Verificationchecks includingDRC, LVS, ERC , andAntennachecks atblock and full-chip level . Work withfoundry rule decks(TSMC / Samsung / GF / Intel / UMC etc.) to ensure design sign-off compliance. Debug and...