Physical Verification Engineer

4 weeks ago


New Delhi, India LeadSoc Technologies Pvt Ltd Full time

Physical Verification EngineerJob DescriptionWork with various implementation team to drive full-chip Physical Verification Sign-off closure in the area of (DRC, LVS, ANT, ERC, ESD, PERC) for tape-out. Co-work with Place & Route team to resolve full-chip layout integration issues. Work with various implementation team to drive Physical Verification Coordinates with internal IP owners on IP related issues. Coordinates with Manufacturing Team on DRC related issues. Provide automation solutions to improve efficiency in tape-out flow. Report on tapeout issues. Custom Layout RequirementBachelor/Masters Degree in Electrical/Electronics Engineering / Computer Science 6-10 years of physical verification or design experience Preferably well-versed in Calibre, ICV Proficient in script programming, such as, Tcl, Perl or C-shell Proficient in UNIX (Linux) platforms Track record of successful tapeout of chips Strong communication skills, problem solving and analytical skills



  • New Delhi, India ACL Digital Full time

    We're Hiring | Physical Verification EngineerLocation: ChennaiExperience: 4 to 6 YearsAvailability: Immediate joiners / Candidates serving notice period preferredPreferred Experience: Calibre tool expertiseACL Digital is looking for a skilled Physical Verification Engineer to join our dynamic team. If you have hands-on experience in physical verification and...


  • New Delhi, India ACL Digital Full time

    We're Hiring | Physical Verification EngineerLocation: ChennaiExperience: 4 to 6 YearsAvailability: Immediate joiners / Candidates serving notice period preferredPreferred Experience: Calibre tool expertiseACL Digital is looking for a skilled Physical Verification Engineer to join our dynamic team. If you have hands-on experience in physical verification and...


  • Delhi, India ACL Digital Full time

    Physical Verification Engineer Experience: 2 to 5 Years Location: Bangalore Notice Period: Immediate Job Description Key Responsibilities: Perform Physical Verification checks including DRC, LVS, ERC , and Antenna checks at block and full-chip level . Work with foundry rule decks (TSMC / Samsung / GF / Intel / UMC etc.) to ensure design sign-off compliance....


  • Delhi, India ACL Digital Full time

    Physical Verification EngineerExperience: 2 to 5 YearsLocation: BangaloreNotice Period: ImmediateJob DescriptionKey Responsibilities:Perform Physical Verification checks including DRC, LVS, ERC , and Antenna checks at block and full-chip level .Work with foundry rule decks (TSMC / Samsung / GF / Intel / UMC etc.) to ensure design sign-off compliance.Debug...


  • Delhi, India ACL Digital Full time

    Perform Physical Verification for SoCs, cores, and block-level designs.Run and debug DRC, LVS, ERC, Antenna, and DFM checks.Collaborate with Physical Design (PNR) teams to resolve violations and achieve sign-off.Ensure tape-out readiness by validating design rules and foundry requirements.Work with CAD/methodology teams to enhance verification flows and...


  • Delhi, India ACL Digital Full time

    Perform Physical Verification for SoCs, cores, and block-level designs. Run and debug DRC, LVS, ERC, Antenna, and DFM checks. Collaborate with Physical Design (PNR) teams to resolve violations and achieve sign-off. Ensure tape-out readiness by validating design rules and foundry requirements. Work with CAD/methodology teams to enhance verification flows and...


  • New Delhi, India Sintegra Inc. Full time

    Job SummaryWe are seeking a highly experienced Senior Physical Design Engineer with a minimum of 10 years in the RTL to GDSII flow. This role requires hands-on expertise with Cadence Innovus, experience at N3 and below process nodes, and strong scripting and flow debugging skills.Key Responsibilities- Lead physical design activities from RTL to GDSII,...


  • New Delhi, India Tranzium Semi Private Limited Full time

    Company Description Tranzium Semi Private Limited is a leading innovator in the semiconductor and software industry, dedicated to delivering high-performance, power-efficient chips for multinational technology leaders worldwide. Our vision is to be at the forefront of technological innovation, driving the advancement of tomorrow's most advanced technologies....


  • Delhi, India ACL Digital Full time

    BE/BTECH/MTECH in EE/ECE with proven experience in ASIC Physical DesignDetailed knowledge of EDA tools and flows for power, Ansys Redhawk /Cadence Voltus experience is mustExperience – 2+ yearsWell versed with the power grid design and power calculation methodologiesRole involves tasks in estimating power using industry standard tool , designing power grid...


  • New Delhi, India Sintegra Inc. Full time

    Job Summary We are seeking a highly experiencedSenior Physical Design Engineerwith a minimum of 10 years in the RTL to GDSII flow. This role requireshands-on expertise with Cadence Innovus ,experience at N3 and below process nodes , andstrong scripting and flow debugging skills .Key Responsibilities Lead physical design activities from RTL to GDSII, ensuring...