Static Timing Analysis

4 days ago

Bengaluru, India Eduplex services private limited Full time

Static Timing Analysis (STA) Lead

Location: Bangalore, KA
Experience: 7–18 Years
Budget: Up to 30 LPA (DoE)
Industry: Semiconductors | ASIC | SoC | AI/Networking Chips
Job Type: Full-Time

Job Overview

We are seeking a highly skilled Static Timing Analysis (STA) Lead to drive timing closure for large-scale, high-performance ASIC/SoC designs. The ideal candidate will have deep expertise in STA concepts, tools, and methodologies, along with a proven track record of working on advanced FinFET nodes. This role demands both strong technical problem-solving abilities and leadership skills to guide teams through complex timing challenges.

Key Responsibilities

  • Lead STA efforts for complex ASIC/SoC designs across multiple blocks and hierarchies.
  • Define and implement robust STA methodologies, ensuring consistency across projects.
  • Develop, validate, and optimize SDC constraints for multiple modes and corners.
  • Perform comprehensive multi-mode, multi-corner (MMMC) analysis, addressing setup/hold, recovery/removal, pulse width, and other timing checks.
  • Drive signal integrity (SI), noise analysis, and crosstalk mitigation for reliable timing closure.
  • Apply AOCV, POCV, LVF, and statistical timing techniques on advanced process nodes.
  • Collaborate closely with RTL, synthesis, place-and-route, and verification teams to debug and resolve timing issues.
  • Automate STA flows, reporting, and analysis using TCL, Perl, or Python scripting.
  • Mentor junior engineers and provide technical leadership in STA best practices.
  • Interface with EDA vendors to resolve tool-related issues and influence enhancements.

Required Skills & Qualifications

  • Education: Bachelor's/Master's degree in Electrical Engineering, Computer Engineering, or related field.
  • Experience: 7–18+ years of proven hands-on experience in STA and timing closure for complex SoCs/ASICs.
  • Tool Expertise: Advanced knowledge of Synopsys PrimeTime (PT); familiarity with alternative STA tools is a plus.
  • Technical Expertise:
  • SDC creation and constraint validation.
  • Crosstalk, noise analysis, and mitigation techniques.
  • On-Chip Variation handling (AOCV, POCV, LVF).
  • Deep knowledge of clock/data path analysis and MMMC flows.
  • Scripting: Expert in TCL, with additional proficiency in Perl and/or Python for automation.
  • Technology Nodes: Hands-on experience with FinFET technologies (16nm, 7nm, 5nm, or below) is highly desirable.
  • Problem-Solving: Strong analytical/debugging skills with the ability to independently resolve timing closure challenges.
  • Communication: Excellent communication and collaboration skills to work effectively with global, cross-functional teams.

Preferred Qualifications

  • Master's or PhD in Electrical Engineering, Computer Engineering, or a related field.
  • Prior experience leading STA teams in top-tier semiconductor or product-based companies.

Job Types: Full-time, Permanent

Pay: Up to ₹3,000,000.00 per year

Benefits:

  • Health insurance
  • Life insurance
  • Provident Fund

Experience:

  • top-tier semiconductor or product-based companies: 7 years (Required)

Work Location: In person

  • Vlsi - Static Timing Analysis

    2 weeks ago

    Bengaluru, Karnataka, India Cranes Varsity Full time

    **VLSI - Static Timing Analysis - Freelancers/Consultant Trainer**: **About Cranes Varsity**: Cranes Varsity is a pioneer Technical Training institute turned EdTech Platform offering Technology educational services for over 24 years. Being a trusted partner of over 5000+ reputed Academia, Corporate & Defence Organizations we have successfully trained 1 Lakh+...

  • SOC Static Timing Analysis Engineer

    4 days ago

    Bengaluru, India Careernet Full time

    Key Skills: Static Timing Analysis,PrimeTime Roles and Responsibilities: Conduct block-level and full-chip static timing analysis across all phases of development. Develop timing methodologies and infrastructure from RTL synthesis to timing closure. Collaborate with architects and designers to define block and chip-level timing constraints. Define analysis...

  • Senior Static Timing Analysis Specialist

    2 weeks ago

    Bengaluru, Karnataka, India beBeeLeader Full time ₹ 2,00,00,000 - ₹ 2,50,00,000

    **Job Summary**As a leader in static timing analysis, you will be responsible for overseeing STA and place and route activities for complex subsystems. Your focus will be on achieving robust timing closure and physical implementation while optimizing power, performance, and area.Key Responsibilities:Develop and refine methodologies tailored to the unique...

  • Static Analysis Engineer

    1 week ago

    Bengaluru, Karnataka, India beBeeStressEngineer Full time ₹ 17,00,000 - ₹ 25,00,000

    Static Analysis EngineerAre you a skilled static analysis engineer with expertise in stress engineering? We are seeking a talented individual to join our team as a Static Analysis Engineer. In this role, you will be responsible for creating and modifying finite element models (FEM) for primary and secondary structures using GFEM/DFEM.Key...

  • Static Timing Analysis Engineer

    2 weeks ago

    Bengaluru, Karnataka, India beBeeTiming Full time ₹ 2,02,55,680 - ₹ 2,51,90,200

    Job Title: Timing Optimization SpecialistThis is a critical role that requires deep expertise in Static Timing Analysis (STA) tools like Synopsys PrimeTime and Cadence Tempus. You will be responsible for owning full-chip and block-level timing closure across RTL, synthesis, and physical implementation stages.The ideal candidate will have a strong background...

  • Custom Design Static Timing Analysis Expert

    1 week ago

    Bengaluru, Karnataka, India beBeeTiming Full time ₹ 10,00,000 - ₹ 25,00,000

    Job SummaryThis is a challenging opportunity for a skilled Custom Design Static Timing Analysis Engineer to join our team in Silicon.

  • Optimize Static Timing Flows

    2 weeks ago

    Bengaluru, Karnataka, India beBeeCadEngineer Full time ₹ 15,00,000 - ₹ 28,00,000

    Static Timing Analysis Engineer PositionThe position requires the development, maintenance, and optimization of static timing analysis (STA) flows and methodologies with a focus on Synopsys PrimeTime. A strong understanding of STA, CAD flow development, and scripting skills in TCL, Perl, and Python are essential.Key Responsibilities:Develop and optimize STA...

  • STA(Static Timing Analysis) Engineer

    3 days ago

    Bengaluru, India Capgemini Engineering Full time

    Experience: 5+yearsLocation: BangaloreJob Description:As an STA Engineer, you will be responsible for timing closure and verification of complex ASIC or SoC designs. You will work closely with cross-functional teams including physical design, logic design, and architecture to ensure timing requirements are met across various design stages and process...

  • STA(Static Timing Analysis) Engineer

    3 weeks ago

    Bengaluru, Karnataka, India Capgemini Engineering Full time

    Experience: 5+yearsLocation: BangaloreJob Description:As an STA Engineer, you will be responsible for timing closure and verification of complex ASIC or SoC designs. You will work closely with cross-functional teams including physical design, logic design, and architecture to ensure timing requirements are met across various design stages and process...

  • STA(Static Timing Analysis) Engineer

    3 weeks ago

    Bengaluru, Karnataka, India Capgemini Engineering Full time

    Experience: 5+years Location: Bangalore Job Description: As an STA Engineer, you will be responsible for timing closure and verification of complex ASIC or SoC designs. You will work closely with cross-functional teams including physical design, logic design, and architecture to ensure timing requirements are met across various design stages and process...