SOC Static Timing Analysis Engineer

4 weeks ago


Bengaluru, India Careernet Full time

Key Skills: Static Timing Analysis,PrimeTime

Roles and Responsibilities:

  • Conduct block-level and full-chip static timing analysis across all phases of development.
  • Develop timing methodologies and infrastructure from RTL synthesis to timing closure.
  • Collaborate with architects and designers to define block and chip-level timing constraints.
  • Define analysis scenarios and margin strategies with system and technology teams.
  • Establish comprehensive signoff methodology for robust silicon delivery.
  • Partner with physical design teams for timing closure and design sign-off.
  • Create ASIC timing constraints and drive closure using industry-standard tools.
  • Address deep-submicron STA challenges including crosstalk, IR drop, noise, POCV, etc.
  • Utilize scripting languages like csh/bash, TCL, and Python for automation.
  • Exhibit strong problem-solving, communication, and organizational skills in a fast-paced environment.

Skills Required:

Must-Have:

  • Strong expertise in Static Timing Analysis (STA)
  • Hands-on experience in block-level and full-chip timing analysis
  • Deep understanding of timing closure methodologies
  • Proficiency in scripting languages: TCL, Python, csh/bash
  • Knowledge of ASIC timing constraints and RTL-to-GDS flow
  • Familiarity with deep-submicron STA issues: crosstalk delay, noise glitch, POCV, IR-STA

Nice-to-Have:

  • Experience with PrimeTime or Tempus timing tools
  • Exposure to timing signoff methodologies and EDA tools
  • Strong collaboration and communication skills
  • Ability to work under aggressive schedules with cross-functional teams

Education: PhD, Master's Degree or Bachelor's Degree in Electrical Engineering (EE), Electrical Engineering and Computer Science (EECS), or Computer Science (CS).



  • Bengaluru, India MaimsD Technology Full time

    Description :Job Title : STA EngineerLocation : Bangalore, IndiaExperience : 4+ yearsJob Overview :We are seeking a highly skilled Design Verification and Static Timing Analysis (STA) Engineer with expertise in scan, ATPG, and SV UVM methodologies, as well as pre- and post-layout STA. The ideal candidate will be responsible for ensuring the timing closure of...


  • Bengaluru, Karnataka, India MaimsD Technology Full time ₹ 15,00,000 - ₹ 25,00,000 per year

    Description : Job Title : STA Engineer Location : Bangalore, India Experience : 4 yearsJob Overview : We are seeking a highly skilled Design Verification and Static Timing Analysis (STA) Engineer with expertise in scan, ATPG, and SV UVM methodologies, as well as pre- and post-layout STA. The ideal candidate will be responsible for ensuring the...


  • Bengaluru, India Eduplex services private limited Full time

    Static Timing Analysis (STA) Lead Location: Bangalore, KAExperience: 7–18 YearsBudget: Up to 30 LPA (DoE)Industry: Semiconductors | ASIC | SoC | AI/Networking ChipsJob Type: Full-Time Job Overview We are seeking a highly skilled Static Timing Analysis (STA) Lead to drive timing closure for large-scale, high-performance ASIC/SoC designs. The ideal candidate...

  • Static Timing Analysis

    21 hours ago


    Bengaluru, Karnataka, India LeadSoc Technologies Pvt Ltd Full time ₹ 15,00,000 - ₹ 25,00,000 per year

    Static Timing Analysis (STA) Engineer Job DescriptionJob SummaryThe Static Timing Analysis (STA) Engineer will own the timing sign-off and closure for complex integrated circuits (ICs) and/or System-on-Chips (SoCs). This role involves defining and validating timing constraints, performing multi-mode multi-corner (MMMC) timing analysis, and collaborating with...


  • Bengaluru, India LeadSoc Technologies Pvt Ltd Full time

    Static Timing Analysis (STA) EngineerJob SummaryThe Static Timing Analysis (STA) Engineer will own the timing sign-off and closure for complex integrated circuits (ICs) and/or System-on-Chips (SoCs). This role involves defining and validating timing constraints, performing multi-mode multi-corner (MMMC) timing analysis, and collaborating with design and...


  • Bengaluru, India LeadSoc Technologies Pvt Ltd Full time

    Static Timing Analysis (STA) EngineerJob Summary The Static Timing Analysis (STA) Engineer will own the timing sign-off and closure for complex integrated circuits (ICs) and/or System-on-Chips (SoCs). This role involves defining and validating timing constraints, performing multi-mode multi-corner (MMMC) timing analysis, and collaborating with design and...


  • Bengaluru, India LeadSoc Technologies Pvt Ltd Full time

    Static Timing Analysis (STA) Engineer Job DescriptionJob Summary The Static Timing Analysis (STA) Engineer will own the timing sign-off and closure for complex integrated circuits (ICs) and/or System-on-Chips (SoCs). This role involves defining and validating timing constraints, performing multi-mode multi-corner (MMMC) timing analysis, and collaborating...


  • Bengaluru, India LeadSoc Technologies Pvt Ltd Full time

    Static Timing Analysis (STA) Engineer Job DescriptionJob SummaryThe Static Timing Analysis (STA) Engineer will own the timing sign-off and closure for complex integrated circuits (ICs) and/or System-on-Chips (SoCs). This role involves defining and validating timing constraints, performing multi-mode multi-corner (MMMC) timing analysis, and collaborating with...


  • Bengaluru, India LeadSoc Technologies Pvt Ltd Full time

    Static Timing Analysis (STA) Engineer Job DescriptionJob Summary The Static Timing Analysis (STA) Engineer will own the timing sign-off and closure for complex integrated circuits (ICs) and/or System-on-Chips (SoCs). This role involves defining and validating timing constraints, performing multi-mode multi-corner (MMMC) timing analysis, and collaborating...


  • Bengaluru, India LeadSoc Technologies Pvt Ltd Full time

    Static Timing Analysis (STA) Engineer Job DescriptionJob SummaryThe Static Timing Analysis (STA) Engineer will own the timing sign-off and closure for complex integrated circuits (ICs) and/or System-on-Chips (SoCs). This role involves defining and validating timing constraints, performing multi-mode multi-corner (MMMC) timing analysis, and collaborating with...