Memory Design Engineers

21 hours ago

New Delhi, India ACL Digital Full time

Job Title: Memory Design EngineerExperience Required: 2+ YearsLocation: BangaloreJob Type: Full-timeIndustry: Semiconductors / VLSI / Memory IPJob Summary:We are seeking a skilled Memory Design Engineer to join our advanced memory IP development team. The candidate will be responsible for architecting, designing, and validating high-performance and low-power memory blocks (e.g., SRAM, ROM, Register Files) for use in SoCs and ASICs across leading-edge process technologies.Key Responsibilities:- Design custom memory circuits such as SRAM, ROM, CAM, Register Files, or eFuse. - Work closely with layout, verification, and technology teams to ensure optimal performance, power, and area (PPA). - Perform transistor-level circuit design, simulation, and optimization for speed, power, and robustness. - Analyze and simulate key circuits: sense amplifiers, bitline pre-charge, wordline drivers, decoders, write drivers, etc. - Run simulations across PVT corners using tools like HSPICE, Spectre, or XA. - Collaborate with layout teams for floorplanning and to ensure DRC/LVS clean layouts. - Perform post-layout simulations and analysis (IR drop, EM, aging). - Participate in memory characterization, yield improvement, and silicon bring-up support. - Contribute to memory compiler development (if applicable).Required Skills and Experience:- B.E/B.Tech or M.E/M.Tech in Electronics, Electrical Engineering, or VLSI. - 2+ years of experience in full custom memory design. - Strong background in analog/mixed-signal CMOS circuit design. - Proficiency in simulation tools: HSPICE, Spectre, FastSPICE, XA. - Experience with design in advanced nodes (e.g., 28nm, 16nm, 7nm, 5nm, FinFET). - Familiarity with ESD, IR drop, EM, and reliability analysis techniques. - Understanding of process variation and Monte Carlo simulations. - Good debugging, problem-solving, and documentation skills.Preferred Qualifications:- Experience with memory compiler architecture/design. - Knowledge of radiation-hardened memory (RHBD) or safety-compliant memory (ISO 26262). - Scripting knowledge (e.g., Python, Perl, Tcl) for automation. - Exposure to silicon bring-up and correlation to simulation results.Interested can share Cv to Sharmila.b@acldigital.com

  • Lead Memory Design Engineer

    22 hours ago

    New Delhi, India ACL Digital Full time

    Job Title: Lead Memory Design EngineerExperience: 6+ YearsLocation: BangaloreEmployment Type: Full-timeIndustry: Semiconductors / VLSI / Memory IP / SoCJob Summary:We are looking for an experienced and highly motivated Lead Memory Design Engineer to drive the architecture, design, and development of advanced memory IPs such as SRAMs, ROMs, CAMs, and Register...

  • Senior Memory Design Lead Engineer

    21 hours ago

    New Delhi, India ACL Digital Full time

    Position: Senior Memory Design Lead Engineer Location: BangaloreResponsibilities: As Memory Design Engineer, we will work on developing memory compilers and memory Fast Cache instances for our next generation Cores achieving outstanding PPA. Required Skills and Experience : Understanding of computer architecture and concepts. Basic understanding of CMOS...

  • Memory Layout Engineer

    20 hours ago

    New Delhi, India ACL Digital Full time

    Job Title: Memory Layout EngineerExperience: 3+yrsLocation: BangaloreJob Type: Full-timeIndustry: Semiconductors / VLSI / Memory DesignJob Summary:We are looking for a Memory Layout Engineer with strong expertise in physical layout design of memory components such as SRAM, ROM, Register Files, or custom memory IPs. The candidate will be responsible for...

  • Memory Layout Engineer

    7 days ago

    New Delhi, India Exiger Technologies Full time

    Experience Level 3 to 8 Years ( Mid-Level Role)Responsibilities: As Memory Layout Engineer, we will work on developing memory compilers layouts and memory Fast Cache instances layouts for our next generation Cores achieving outstanding PPA.Required Skills and Experience :We Prefer graduate or postgraduate from a University or Engineering School, in...

  • Memory Layout Engineer

    22 hours ago

    New Delhi, India Exiger Technologies Full time

    Experience Level 3 to 8 Years ( Mid-Level Role)Responsibilities:As Memory Layout Engineer, we will work on developing memory compilers layouts and memory Fast Cache instances layouts for our next generation Cores achieving outstanding PPA.Required Skills and Experience :We Prefer graduate or postgraduate from a University or Engineering School, in Electronic...

  • Senior DFT Engineer

    20 hours ago

    New Delhi, India Eximietas Design Full time

    Hi All, Greetings from Eximietas...!Position: Senior DFT Engineers/Leads/Architects. Experience: 10+ Years. Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA. Anyone with a Valid H1B or Already in US.We are looking for SoC/ASIC Digital Design Engineer with experience in Design for Test (DFT). An intimate knowledge and experience in...

  • Technical manager

    21 hours ago

    New Delhi, India Mulya Technologies Full time

    Technical Manager - Linux BSP Firmware (CXL Type-3 Memory Expanders)Founded by highly respected Silicon Valley veterans - with its design centers established in Santa Clara, California. / Hyderabad/ BangaloreOur pay comprehensively beats "ALL" Semiconductor product players in the Indian market.Principal Engineer - Linux BSP Firmware (CXL Type-3 Memory...

  • ASIC SOC RTL Design Lead

    21 hours ago

    New Delhi, India Eximietas Design Full time

    Hi All,Greetings' from Eximietas Design....!We are HiringASIC SOCRTL Design Engineer/Leads.Job Title:ASIC SOC RTL Design Engineer/Leads ..! Experience: 10+ Years. Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA. Anyone with a Valid H1B or Already in US.Job Description: Eximietas Design is seeking an experienced and highly...

  • ASIC SOC RTL Design Lead

    7 days ago

    New Delhi, India Eximietas Design Full time

    Hi All,Greetings' from Eximietas Design....!We are Hiring ASIC SOC RTL Design Engineer/Leads.Job Title: ASIC SOC RTL Design Engineer/Leads ..!Experience: 10+ Years.Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA.Anyone with a Valid H1B or Already in US.Job Description:Eximietas Design is seeking an experienced and highly skilled...

  • Principal Design Engineer

    2 weeks ago

    Delhi, India Cadence Design Systems, Inc. Full time

    At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer. 8+ years of Design Verification experience with SV/UVM Strong background on functional verification fundamentals, environment planning,...