Memory Design Engineer

3 weeks ago

New Delhi, India ACL Digital Full time

Position: Senior Memory Design Engineer Location: Bangalore / NoidaResponsibilities: As Memory Design Engineer, we will work on developing memory compilers and memory Fast Cache instances for our next generation Cores achieving outstanding PPA. Required Skills and Experience : Understanding of computer architecture and concepts. Basic understanding of CMOS Transistors, their behaviors. Understanding of high speed/low power CMOS circuit design, clocking scheme, Static and complex logic circuits. Understanding of Power versus Performance versus Area trade-offs in typical CMOS design. You have an engineering demeanor and Passion for Circuit design. Expected to have good interpersonal skills. Minimum 2 Yrs of experience in SRAM / memory design Margin, Char and its related quality checks.Nice To Have Skills and Experience :You know basic scripting languages, e.g. Perl/TCL/Python. Some Experience of working on Cadence or Synopsys flows. Experience with Circuit Simulation and Optimization of standard cells.Interested candidates can apply/share/refer profile at Krishnaprasath.s@acldigital.com

  • Memory Design Engineers

    4 weeks ago

    New Delhi, India ACL Digital Full time

    Job Title:Memory Design Engineer Experience Required:2+ Years Location:Bangalore Job Type:Full-time Industry:Semiconductors / VLSI / Memory IP Job Summary: We are seeking a skilledMemory Design Engineerto join our advanced memory IP development team. The candidate will be responsible for architecting, designing, and validating high-performance and low-power...

  • Lead Memory Design Engineer

    2 weeks ago

    New Delhi, India ACL Digital Full time

    Job Title:Lead Memory Design Engineer Experience:6+ Years Location:Bangalore Employment Type:Full-time Industry:Semiconductors / VLSI / Memory IP / SoC Job Summary: We are looking for an experienced and highly motivatedLead Memory Design Engineerto drive the architecture, design, and development of advanced memory IPs such as SRAMs, ROMs, CAMs, and Register...

  • Senior Memory Designer

    5 days ago

    New Delhi, India Lattice Semiconductor Full time

    Lattice OverviewThere is energy here…energy you can feel crackling at any of our international locations. It’s an energy generated by enthusiasm for our work, for our teams, for our results, and for our customers. Lattice is a worldwide community of engineers, designers, and manufacturing operations specialists in partnership with world-class sales,...

  • Senior Memory Designer

    1 week ago

    Delhi, India Lattice Semiconductors Full time

    Lattice OverviewThere is energy here…energy you can feel crackling at any of our international locations. It’s an energy generated by enthusiasm for our work, for our teams, for our results, and for our customers. Lattice is a worldwide community of engineers, designers, and manufacturing operations specialists in partnership with world-class sales,...

  • Senior Memory Designer

    1 week ago

    Delhi, India Lattice Semiconductors Full time

    Lattice Overview There is energy here…energy you can feel crackling at any of our international locations. It’s an energy generated by enthusiasm for our work, for our teams, for our results, and for our customers. Lattice is a worldwide community of engineers, designers, and manufacturing operations specialists in partnership with world-class sales,...

  • Memory Layout Engineer

    1 week ago

    New Delhi, India Capgemini Engineering Full time

    Role: Memory/Custom Layout EngineerExperience: 3 to 12 YearsLocation: BengaluruJob Description:- 3-8 years of experience in Memory/Custom Layout design. - Memory Leafcell layout library design from scratch including top level integration. - Good knowledge on different types of memory architectures. - Good knowledge in optimized layout design for better...

  • Memory Layout Engineer

    4 weeks ago

    New Delhi, India BITSILICA Full time

    Exp: 3 to 8 YearsLocation: BangaloreNotice: Immediate - 15 days✅ Memory Leafcell layout library design from scratch including top level integration.✅ Good knowledge on different types of memory architectures.✅ Good knowledge in optimized layout design for better performance.✅ Sound knowledge & hands on experience in Finfet technology, layout design...

  • Sr Principal PD Design Engineer

    1 week ago

    New Delhi, India Cadence System Design and Analysis Full time

    This is a full-time on-site role for a Sr Principal Physical Design Engineer based in Bengaluru. The engineer will be responsible for overseeing and contributing to the physical design process of complex IPs, especially Memory IPs with higher frequencies on latest Tech. nodes. Day-to-day tasks include floorplanning, placement, clock tree synthesis, routing,...

  • Sr Principal PD Design Engineer

    4 days ago

    New Delhi, India Cadence System Design and Analysis Full time

    This is a full-time on-site role for a Sr Principal Physical Design Engineer based in Bengaluru. The engineer will be responsible for overseeing and contributing to the physical design process of complex IPs, especially Memory IPs with higher frequencies on latest Tech. nodes. Day-to-day tasks include floorplanning, placement, clock tree synthesis, routing,...

  • Senior DFT Engineer

    3 weeks ago

    New Delhi, India Eximietas Design Full time

    Hi All,Greetings from Eximietas...!Position: Senior DFT Engineers/Leads/Architects.Experience: 8+ Years.Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA.Anyone with a Valid H1B or Already in US.We are looking for SoC/ASIC Digital Design Engineer with experience in Design for Test (DFT). An intimate knowledge and experience in scan...