Lead Memory Design Engineer

2 days ago

New Delhi, India ACL Digital Full time

Job Title:Lead Memory Design Engineer Experience:6+ Years Location:Bangalore Employment Type:Full-time Industry:Semiconductors / VLSI / Memory IP / SoC Job Summary: We are looking for an experienced and highly motivatedLead Memory Design Engineerto drive the architecture, design, and development of advanced memory IPs such as SRAMs, ROMs, CAMs, and Register Files. The role involves leading a team of designers, interacting with cross-functional groups, and delivering high-performance, low-power, and silicon-proven memory solutions at advanced technology nodes. Key Responsibilities: Define architecture and design specifications for custom memory IPs or memory compilers. Design and optimize circuits such as: Memory cell arrays, sense amplifiers, precharge, write drivers, decoders, control logic Lead the schematic-level design and simulation (pre-layout and post-layout) for performance, power, and robustness. Collaborate with layout, verification, and technology teams to ensure full-cycle delivery. Guide post-layout activities including parasitic extraction, IR/EM analysis, and corner validation. Ensure designs meet requirements for DFM, yield, reliability, and aging. Contribute to methodology and flow development for memory design and characterization. Support silicon bring-up and correlation with pre-silicon simulation. Provide technical leadership and mentorship to junior engineers. Drive design reviews and coordinate with program managers for delivery timelines. Required Skills and Experience: B.E/B.Tech or M.E/M.Tech in Electronics, Electrical, or VLSI Engineering. 8+ years of experience in full-custom memory design (SRAM, ROM, CAM, Register Files). Solid understanding of CMOS analog/digital circuit design principles. Expertise in circuit simulation tools: Spectre, HSPICE, FastSPICE (XA, FineSim, etc.). Experience with advanced nodes (28nm, 16nm, 7nm, 5nm, FinFET). Hands-on experience with variation analysis (Monte Carlo, PVT), IR drop, and EM checks. Familiarity with memory characterization, yield analysis, and silicon debug. Strong analytical, communication, and leadership skills. Preferred Qualifications: Experience in memory compiler design and automation. Knowledge of low-power memory design techniques (multi-Vt, multi-Vdd, power gating). Experience with ECC, redundancy, and repair strategies. Familiarity with ISO 26262/Safety compliance (for automotive memory IPs). Scripting knowledge (Python, Perl, Tcl) for automation of design and simulation flows.Interested can share Cv to Sharmila.b@acldigital.com

  • Senior Memory Design Lead Engineer

    3 weeks ago

    New Delhi, India ACL Digital Full time

    Position: Senior Memory Design Lead Engineer Location: BangaloreResponsibilities: As Memory Design Engineer, we will work on developing memory compilers and memory Fast Cache instances for our next generation Cores achieving outstanding PPA. Required Skills and Experience : Understanding of computer architecture and concepts. Basic understanding of CMOS...

  • Memory Design Engineers

    3 weeks ago

    New Delhi, India ACL Digital Full time

    Job Title: Memory Design EngineerExperience Required: 2+ YearsLocation: BangaloreJob Type: Full-timeIndustry: Semiconductors / VLSI / Memory IPJob Summary:We are seeking a skilled Memory Design Engineer to join our advanced memory IP development team. The candidate will be responsible for architecting, designing, and validating high-performance and low-power...

  • Memory Design Engineers

    2 weeks ago

    New Delhi, India ACL Digital Full time

    Job Title:Memory Design Engineer Experience Required:2+ Years Location:Bangalore Job Type:Full-time Industry:Semiconductors / VLSI / Memory IP Job Summary: We are seeking a skilledMemory Design Engineerto join our advanced memory IP development team. The candidate will be responsible for architecting, designing, and validating high-performance and low-power...

  • Memory Design Engineer

    2 weeks ago

    New Delhi, India ACL Digital Full time

    Position: Senior Memory Design Engineer Location: Bangalore / NoidaResponsibilities: As Memory Design Engineer, we will work on developing memory compilers and memory Fast Cache instances for our next generation Cores achieving outstanding PPA. Required Skills and Experience : Understanding of computer architecture and concepts. Basic understanding of CMOS...

  • Memory Design Engineer

    2 weeks ago

    New Delhi, India ACL Digital Full time

    The ideal candidate will be responsible for executing and leading the full design process from ideation to production.During the creation process, you will ensure that our designs meeting all necessary design responsibilities.QualificationsBachelor's Degree or equivalent experience in Engineering or relevant technical degree Minimum 2 years of job experience...

  • Memory Layout Engineer

    3 weeks ago

    New Delhi, India ACL Digital Full time

    Job Title: Memory Layout EngineerExperience: 3+yrsLocation: BangaloreJob Type: Full-timeIndustry: Semiconductors / VLSI / Memory DesignJob Summary:We are looking for a Memory Layout Engineer with strong expertise in physical layout design of memory components such as SRAM, ROM, Register Files, or custom memory IPs. The candidate will be responsible for...

  • Memory Layout Engineer

    3 weeks ago

    New Delhi, India ACL Digital Full time

    Job Title:Memory Layout Engineer Experience:3+yrs Location:Bangalore Job Type:Full-time Industry:Semiconductors / VLSI / Memory Design Job Summary: We are looking for aMemory Layout Engineerwith strong expertise in physical layout design of memory components such as SRAM, ROM, Register Files, or custom memory IPs. The candidate will be responsible for...

  • Memory Layout Engineer

    4 weeks ago

    New Delhi, India Exiger Technologies Full time

    Experience Level 3 to 8 Years ( Mid-Level Role)Responsibilities: As Memory Layout Engineer, we will work on developing memory compilers layouts and memory Fast Cache instances layouts for our next generation Cores achieving outstanding PPA.Required Skills and Experience :We Prefer graduate or postgraduate from a University or Engineering School, in...

  • Memory Layout Engineer

    3 weeks ago

    New Delhi, India Exiger Technologies Full time

    Experience Level 3 to 8 Years ( Mid-Level Role)Responsibilities:As Memory Layout Engineer, we will work on developing memory compilers layouts and memory Fast Cache instances layouts for our next generation Cores achieving outstanding PPA.Required Skills and Experience :We Prefer graduate or postgraduate from a University or Engineering School, in Electronic...

  • Verification Lead Design Engineer

    3 weeks ago

    New Delhi, India Cadence System Design and Analysis Full time

    - BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer. - 5+ years of Design Verification experience with SV/UVM - Strong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must. - Design Verification experience verifying complex...