Static Timing Analysis
1 day ago
Static Timing Analysis (STA) Engineer Job Description
Job SummaryThe Static Timing Analysis (STA) Engineer will own the timing sign-off and closure for complex integrated circuits (ICs) and/or System-on-Chips (SoCs). This role involves defining and validating timing constraints, performing multi-mode multi-corner (MMMC) timing analysis, and collaborating with design and physical design teams to achieve the target operating frequency and performance metrics.
Key Responsibilities
- Timing Sign-off and Analysis
- Timing Closure Ownership: Drive all aspects of timing closure from pre-layout to post-layout for blocks, sub-systems, and/or the full chip.
- Constraint Management: Develop, validate, and maintain Synopsys Design Constraints (SDC) and timing constraints for all functional and test modes (e.g., Scan, MBIST).
- MMMC Analysis: Perform comprehensive timing analysis across multiple operating corners (Process, Voltage, Temperature - PVT) and various modes (Multi-Mode Multi-Corner).
- Critical Path Identification: Analyze timing reports to identify and debug critical paths and resolve all Setup and Hold violations.
- Signal Integrity (SI) & Noise: Incorporate advanced timing effects such as on-chip variation (OCV), signal integrity (crosstalk), and voltage drop (IR-drop aware STA) into the sign-off process.
Required Qualifications and Skills
Education
- Bachelor's or Master's degree in Electrical Engineering (EE), Electronics Engineering, VLSI, or a related field.
Technical Skills & Experience
- Experience: 3+ years of experience in physical design, with a proven track record of tape-outs in advanced process nodes (e.g., 16nm, 7nm, 5nm, or lower).
- EDA Tools: Expert proficiency with industry-standard Electronic Design Automation (EDA) tools from vendors like Synopsys (e.g., Fusion Compiler, ICC2, Primetime), Cadence (e.g., Innovus), or Mentor Graphics.
Soft Skills
- Excellent analytical, debugging, and problem-solving skills.
- Strong verbal and written communication skills.
- Ability to work effectively in a team environment and collaborate across different engineering disciplines.
Experience Level :- 3yrs to 15yrs
Notice Period :- Immediate to 60 Days
Work Location :- Bangalore
Mode of Work :- WFO
Employment Type :- Permanent
-
Static Timing Analysis
2 days ago
Bengaluru, Karnataka, India LeadSoc Technologies Pvt Ltd Full time ₹ 15,00,000 - ₹ 25,00,000 per yearStatic Timing Analysis (STA) Engineer Job DescriptionJob SummaryThe Static Timing Analysis (STA) Engineer will own the timing sign-off and closure for complex integrated circuits (ICs) and/or System-on-Chips (SoCs). This role involves defining and validating timing constraints, performing multi-mode multi-corner (MMMC) timing analysis, and collaborating with...
-
Static Timing Analysis
7 days ago
Bengaluru, India Eduplex services private limited Full timeStatic Timing Analysis (STA) Lead Location: Bangalore, KAExperience: 7–18 YearsBudget: Up to 30 LPA (DoE)Industry: Semiconductors | ASIC | SoC | AI/Networking ChipsJob Type: Full-Time Job Overview We are seeking a highly skilled Static Timing Analysis (STA) Lead to drive timing closure for large-scale, high-performance ASIC/SoC designs. The ideal candidate...
-
SOC Static Timing Analysis Engineer
7 days ago
Bengaluru, India Careernet Full timeKey Skills: Static Timing Analysis,PrimeTime Roles and Responsibilities: Conduct block-level and full-chip static timing analysis across all phases of development. Develop timing methodologies and infrastructure from RTL synthesis to timing closure. Collaborate with architects and designers to define block and chip-level timing constraints. Define analysis...
-
Static Timing Analysis
25 minutes ago
Bengaluru, India LeadSoc Technologies Pvt Ltd Full timeStatic Timing Analysis (STA) Engineer Job DescriptionJob Summary The Static Timing Analysis (STA) Engineer will own the timing sign-off and closure for complex integrated circuits (ICs) and/or System-on-Chips (SoCs). This role involves defining and validating timing constraints, performing multi-mode multi-corner (MMMC) timing analysis, and collaborating...
-
Static Analysis Engineer
2 weeks ago
Bengaluru, Karnataka, India beBeeStressEngineer Full time ₹ 17,00,000 - ₹ 25,00,000Static Analysis EngineerAre you a skilled static analysis engineer with expertise in stress engineering? We are seeking a talented individual to join our team as a Static Analysis Engineer. In this role, you will be responsible for creating and modifying finite element models (FEM) for primary and secondary structures using GFEM/DFEM.Key...
-
Static Timing Analysis
21 hours ago
Bengaluru, India LeadSoc Technologies Pvt Ltd Full timeStatic Timing Analysis (STA) Engineer Job Description Job Summary The Static Timing Analysis (STA) Engineer will own the timing sign-off and closure for complex integrated circuits (ICs) and/or System-on-Chips (SoCs). This role involves defining and validating timing constraints, performing multi-mode multi-corner (MMMC) timing analysis, and collaborating...
-
Custom Design Static Timing Analysis Expert
2 weeks ago
Bengaluru, Karnataka, India beBeeTiming Full time ₹ 10,00,000 - ₹ 25,00,000Job SummaryThis is a challenging opportunity for a skilled Custom Design Static Timing Analysis Engineer to join our team in Silicon.
-
Optimize Static Timing Flows
2 weeks ago
Bengaluru, Karnataka, India beBeeCadEngineer Full time ₹ 15,00,000 - ₹ 28,00,000Static Timing Analysis Engineer PositionThe position requires the development, maintenance, and optimization of static timing analysis (STA) flows and methodologies with a focus on Synopsys PrimeTime. A strong understanding of STA, CAD flow development, and scripting skills in TCL, Perl, and Python are essential.Key Responsibilities:Develop and optimize STA...
-
STA(Static Timing Analysis) Engineer
6 days ago
Bengaluru, India Capgemini Engineering Full timeExperience: 5+yearsLocation: BangaloreJob Description:As an STA Engineer, you will be responsible for timing closure and verification of complex ASIC or SoC designs. You will work closely with cross-functional teams including physical design, logic design, and architecture to ensure timing requirements are met across various design stages and process...
-
STA(Static Timing Analysis) Engineer
3 weeks ago
Bengaluru, Karnataka, India Capgemini Engineering Full timeExperience: 5+yearsLocation: BangaloreJob Description:As an STA Engineer, you will be responsible for timing closure and verification of complex ASIC or SoC designs. You will work closely with cross-functional teams including physical design, logic design, and architecture to ensure timing requirements are met across various design stages and process...
