Staff RTL Design Engineer
17 hours ago
Exp Level : More than 5+Years will be considered
Company Description
NG-RAN IIT Hyderabad is at the forefront of global wireless innovation, prominently contributing to the development of 5G technologies. The institute's team, alongside academic and industry partners, submitted more than 400 technical papers to 3GPP workgroups from 2017 to 2021, resulting in several key contributions recognized as 5G standard-essential patents (SEPs). With funding from Indian government entities, IITH developed prototypes of groundbreaking technologies such as 5G base stations and NB-IoT System-on-Chip (SoC). These innovations have been commercialized by WiSig Networks, a start-up incubated at the institute. Looking ahead, IITH is committed to advancing global 6G standards, focusing on defining performance requirements and developing indigenous technologies for domestic and global deployment.
Role Description
This is a full-time on-site position for a Staff RTL Design Engineer, located in Hyderabad. The role involves designing, developing, and validating RTL (Register Transfer Level) modules for wireless communication systems. Responsibilities include collaborating with cross-functional teams, analyzing design specifications, performing simulations, and optimizing designs for efficient implementation. The engineer will also provide technical expertise in system-level integration and troubleshooting during the product development cycle.
Job Location: IHyderabad,
Responsibilities:
Architecture exploration and Micro-architecture development
RTL design and integration for 5G NR UE systems using Verilog/System Verilog
Collaboration with multi-discipline teams to integrate, test and debug the designs on FPGAs
Skills/Experience Required
Strong Domain Knowledge on RTL Design, implementation, and integration for FPGA based designs.
Knowledge with RTL coding using Verilog/System Verilog.
Proficiency in complete FPGA design flow.
Experience with protocols like AXI4-stream and AXI4.
Exposure in scripting (Python/TCL).
Strong debugging capabilities at RTL simulation and FPGA Emulation.
Define micro-architecture and write detailed design specifications.
Develop RTL code based on system-level specifications using Verilog, VHDL, or SystemVerilog.
Implement complex digital functions and algorithms in RTL.
Create and execute detailed test plans to verify RTL designs.
Experience in implementing DSP algorithms
Knowledge with RTL design using Verilog/System Verilog and microarchitecture
Required Qualifications:
Master's/Bachelor's degree in Electrical/Electronics Engineering, Computer Engineering, or equivalent practical experience
Preferred Experience
Experience with Intel or Xilinx FPGAs especially MPSoC FPGAs
Experience in Fixed-point arithmetic implementation in Verilog
Experience with High speed serial communication IPs on FPGAs
-
Hyderabad, Telangana, India Cyient Full time ₹ 8,00,000 - ₹ 20,00,000 per yearJob Title: Staff / Senior Staff ASIC Design EngineerCompany: Cyient SemiconductorLocation: Hyderabad, IndiaExperience Required: 6 to 10 yearsEmployment Type: Full-Time / PermanentAbout Cyient Semiconductor:Cyient Semiconductor, a division of Cyient Ltd., enables global semiconductor innovation through comprehensive ASIC, SoC, and Mixed-Signal design...
-
RTL Design Engineer
6 days ago
Hyderabad, Telangana, India ACL Digital Full time ₹ 5,00,000 - ₹ 12,00,000 per yearJob Title: RTL Design EngineersExp Level: 4+ yrsLoctaion: Hyderabad /BangaloreJob Description:• RTL coding knowledge• Top-level (SOC) level basic industry standard Arch knowledge• SoC & IP level Integration knowledge• IPXACT knowledge• IORING and Phys & GPIOs basic functionality• Design Partitioning(Tilification) knowledge• Design RTL quality...
-
ASIC Physical Design Engineer
1 week ago
Hyderabad, Telangana, India KriSemi Design Technologies LLC Full time ₹ 6,00,000 - ₹ 12,00,000 per yearCompany DescriptionKriSemi Design Technologies LLC is a leading service provider to semiconductor and EDA companies, specializing in Physical Design, Physical Verification, Analog and Mixed Signal Design, and Embedded Systems. Our passionate and dedicated professionals have deep insight into VLSI challenges and focus on trending technologies with a vision...
-
Staff Design Verification Engineer
1 week ago
Hyderabad, Telangana, India WiSig Networks Full time ₹ 20,00,000 - ₹ 25,00,000 per yearCompany DescriptionIncubated at IIT-Hyderabad in 2016, WiSig Networks is located in the heart of Hyderabad. With over 100 researchers and engineers, the company leads in the development and licensing of 5G intellectual property. WiSig Networks collaborates with semiconductor and processor companies to create reference platforms for 5G technologies and...
-
RTL Lead
2 weeks ago
Hyderabad, Telangana, India NS Global Corporation Full time ₹ 20,00,000 - ₹ 25,00,000 per yearRole : RTL LeadExperience : YearsLocation : Bangalore & HyderabadJob Description : - SoC RTL Design Engineer with years experience - Expertise in writing RTL in Verilog and System Verilog - Experience in ARM Architecture based SoC design - Knowledge of ARM based bus protocols like CHI, AXI, AHB, APB, PCIe is must - Hands-on experience...
-
Senior RTL/FPGA Design Engineer
6 days ago
Hyderabad, Telangana, India AZISTA INDUSTRIES PRIVATE LIMITED Full time ₹ 6,00,000 - ₹ 18,00,000 per yearOverviewAzista is a passionate business enterprise with an aim to add value and provide services in various verticals like Food, Medical Devices, Healthcare Products, Aerospace, Innovative Composites, Earth Observatory Satellites. We are renowned manufacturers of healthy food products, Pharma, innovative and cost-efficient composites, Satellites...
-
ASIC RTL Engineer
5 days ago
Hyderabad, Telangana, India Globex Digital Full time US$ 80,000 - US$ 1,20,000 per yearRole : ASIC RTL Engineer / Digital DesignLocation: Bangalore, Hyderabad, PuneMandatory SkillRTL, Coding, Design, IP Design, SOC Development, Lint, CDC , Micro ArchitecturePCIe/DDR/Ethernet - Any OneI2C,UART/SPI - Any OneSpyglass Lint/CDC / Synopsys DC / Verdi/Xcellium - Any OneScripting languages like Make flow, Perl ,shell, python - Any OneGood To...
-
Sr. RTL Design Engineer
2 weeks ago
Hyderabad, Telangana, India AMD Full time ₹ 12,00,000 - ₹ 36,00,000 per yearOverview:WHAT YOU DO AT AMD CHANGES EVERYTHINGAt AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to...
-
RTL IP Design Engineer
2 weeks ago
Hyderabad, Telangana, India AMD Full time ₹ 20,00,000 - ₹ 25,00,000 per yearOverview:WHAT YOU DO AT AMD CHANGES EVERYTHINGAt AMD, our mission is to build great products that accelerate next-generation computing experiences – from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to...
-
ASIC RTL Design Engineer
1 day ago
Hyderabad, Telangana, India MosChip Full time ₹ 9,00,000 - ₹ 12,00,000 per yearRequired SkillsExperience in Logic design / RTL coding is a must.Experience is SoC design and integration for complex SoCs is a must.Experience in Verilog/System-Verilog is a must.Experience in Multi Clock designs, Asynchronous interface is a must.Experience in using the tools in ASIC development such as Lint and CDC.Experience in Synthesis / Understanding...