
ASIC RTL Engineer
4 days ago
Role : ASIC RTL Engineer / Digital Design
Location: Bangalore, Hyderabad, Pune
Mandatory Skill
RTL, Coding, Design, IP Design, SOC Development, Lint, CDC , Micro Architecture
PCIe/DDR/Ethernet - Any One
I2C,UART/SPI - Any One
Spyglass Lint/CDC / Synopsys DC / Verdi/Xcellium - Any One
Scripting languages like Make flow, Perl ,shell, python - Any One
Good To Have
processor architecture / ARM debug architecture
debug issues for multiple subsystems
create/review design documents for multiple subsystems
Able to support physical design, verification, DFT and SW teams on design queries and reviews
Details JD
Expertise in SoC subsystem/IP design
Expertise in IP design, Subsystem/Cluster and SoC level integration using Verilog/System Verilog
In depth knowledge on RTL quality checks (Lint, CDC)
Knowledge of synthesis and low power is a plus
Good understanding of AMBA bus protocols (AXI, AHB, ATB, APB)
Good understanding of timing concepts
Knowledge of one or more of the interface protocols
- PCIe
- DDR
- Ethernet
- I2C, UART, SPI
Expertise in setting up and using tools like
- Spyglass Lint/CDC
- Synopsys DC
- Verdi/Xcellium
Understanding of scripting languages like Make flow, Perl ,shell, python etc
Understanding of processor architecture and/or ARM debug architecture is a plus
Able to help and debug issues for multiple subsystems
Able to create/review design documents for multiple subsystems
Able to support physical design, verification, DFT and SW teams on design queries and reviews
This job is provided by
-
ASIC RTL Design Engineer
4 weeks ago
Hyderabad, Telangana, India AideWiser SolTek Full timeASIC RTL Design EngineerJob Description:Exp: 5 to 8 yrsLocation: Hyderabad- Good knowledge on the digital concepts and ASIC flow- Experience in RTL coding is a must.- Must have hands on experience with SoC design and integration.- Experience in Verilog/System-Verilog is a must.- knowledge of AMBA protocols - AXI, AHB, APB- Basic knowledge on verification-...
-
ASIC RTL Design Engineer
3 weeks ago
Hyderabad, Telangana, India AideWiser SolTek Full timeJob DescriptionASIC RTL Design EngineerJob Description:Exp: 5 to 8 yrsLocation: Hyderabad- Good knowledge on the digital concepts and ASIC flow- Experience in RTL coding is a must.- Must have hands on experience with SoC design and integration.- Experience in Verilog/System-Verilog is a must.- knowledge of AMBA protocols - AXI, AHB, APB- Basic knowledge on...
-
ASIC RTL Design Engineer
3 weeks ago
Hyderabad, Telangana, India AideWiser SolTek Full timeASIC RTL Design Engineer Job Description: Exp: 5 to 8 yrs Location: Hyderabad Good knowledge on the digital concepts and ASIC flow Experience in RTL coding is a must. Must have hands on experience with SoC design and integration. Experience in Verilog/System-Verilog is a must. knowledge of AMBA protocols - AXI, AHB, APB Basic knowledge on verification...
-
ASIC RTL Design Engineer
14 hours ago
Hyderabad, Telangana, India AideWiser SolTek Full time ₹ 1,04,000 - ₹ 1,30,878 per yearASIC RTL Design EngineerJob Description:Exp: 5 to 8 yrsLocation: HyderabadGood knowledge on the digital concepts and ASIC flowExperience in RTL coding is a must.Must have hands on experience with SoC design and integration.Experience in Verilog/System-Verilog is a must.knowledge of AMBA protocols - AXI, AHB, APBBasic knowledge on verificationUnderstanding of...
-
Junior ASIC Engineer
1 week ago
Hyderabad, Telangana, India Acesoft Labs Full time ₹ 9,00,000 - ₹ 12,00,000 per yearJob Title: ASIC Engineer (Entry to Mid-Level)Job Description:We are seeking motivated ASIC Engineers to join our dynamic team. This role encompasses a range of responsibilities from foundational verification to physical design and synthesis. The ideal candidate will have a solid understanding of Verilog and SystemVerilog, with a keen interest in expanding...
-
RTL Design Engineer
3 weeks ago
Hyderabad, Telangana, India HCLTech Full timeWe HCL are seeking a highly motivated RTL Design Engineer with 7-12 years of experience to join our growing team. You will play a vital role in the design and development of complex digital logic for next-generation integrated circuits (ICs). This position offers the opportunity to work on challenging projects while utilizing your expertise in RTL design...
-
RTL Design Engineer
4 weeks ago
Hyderabad, Telangana, India HCLTech Full timeWe HCL are seeking a highly motivated RTL Design Engineer with 7-12 years of experience to join our growing team. You will play a vital role in the design and development of complex digital logic for next-generation integrated circuits (ICs). This position offers the opportunity to work on challenging projects while utilizing your expertise in RTL design...
-
RTL Design Engineer
3 weeks ago
Hyderabad, Telangana, India HCLTech Full timeWe HCL are seeking a highly motivated RTL Design Engineer with 7-12 years of experience to join our growing team. You will play a vital role in the design and development of complex digital logic for next-generation integrated circuits (ICs). This position offers the opportunity to work on challenging projects while utilizing your expertise in RTL design...
-
RTL Design Engineer
3 weeks ago
Hyderabad, Telangana, India Advanced Micro Devices (AMD) Full timeJob DescriptionYou have a passion for modern, complex processor architecture, digital design, and verification in general. You are a team player who has excellent communication skills and experience collaborating with other engineers located in different sites/timezones. You have strong analytical and problem-solving skills and are willing to learn and ready...
-
Asic Verification Engineer
2 weeks ago
Hyderabad, Telangana, India Acesoft Labs Full time ₹ 15,00,000 - ₹ 25,00,000 per yearJob Title:ASIC Verification EngineerExperience Required:5+ YearsRoles & Responsibilities:Be part of a highly skilled ASIC team working on cutting-edge technology nodes.Responsible for end-to-end IP/Block and Subsystem-level verification from test plan creation, SystemVerilog/UVM testbench development, to verification signoff.Ensure first-pass silicon success...