Senior ASIC Design Verification Engineer

2 weeks ago


Hyderabad, Telangana, India MosChip® Full time ₹ 12,00,000 - ₹ 36,00,000 per year

Company Description:

MosChip Technologies is a publicly traded company specializing in Silicon and Product Engineering solutions, with over 1300 engineers across Silicon Valley (USA) and India. The company provides comprehensive engineering services, including silicon design, verification, systems, software, and device engineering, as well as AI/ML solutions, multimedia, and test automation. With an outstanding track record of 200+ first-time right SoC tape-outs, MosChip has also developed and shipped millions of connectivity ICs. Their expertise spans Digital IPs, Mixed Signal IPs, and Turnkey ASIC services.

Role Description:

This is a full-time, on-site position for a Senior ASIC Design Verification Engineer based in Hyderabad. In this role, you will be responsible for performing functional verification of complex ASIC designs using industry-standard methodologies, debugging RTL, and coordinating with design teams to resolve issues. Additional responsibilities include writing test environments, conducting formal verification, and collaborating with cross-functional teams to ensure high-quality silicon design outcomes.

Qualifications

  • Expertise in Functional Verification, Formal Verification, and Debugging
  • Experience with RTL Design and a deep understanding of Computer Architecture
  • Proficiency in verification methodologies such as UVM or SystemVerilog
  • Strong analytical and problem-solving skills with attention to detail
  • Ability to work collaboratively in a dynamic team environment
  • Master's or Bachelor's degree in Electrical Engineering, Computer Science, or a related field
  • Familiarity with scripting languages (e.g., Python, Perl) is a plus
  • Experience with Digital IP or ASIC design flows is an added advantage


  • Hyderabad, Telangana, India Cyient Full time ₹ 8,00,000 - ₹ 20,00,000 per year

    Job Title: ASIC Design Verification (DV) LeadCompany: Cyient SemiconductorLocation: Hyderabad, IndiaExperience Required: 10 to 20 yearsEmployment Type: Full-Time / PermanentAbout Cyient Semiconductor:Cyient Semiconductor, a part of Cyient Ltd., is driving innovation across cutting-edge SoC, ASIC, and Mixed-Signal design programs for global customers. Our...


  • Hyderabad, Telangana, India Eximietas Design Full time ₹ 20,00,000 - ₹ 25,00,000 per year

    Position: ASIC RTL Design EngineerLocation: Bangalore / HyderabadExperience: 6+ yearsDesign and develop synthesizable RTL using Verilog/SystemVerilog for complex ASIC/SoC blocks.Create micro-architecture specs and ensure designs meet performance, power, and area targets.Own RTL implementation, lint/CDC cleanup, and contribute to synthesis, STA, and DFT...


  • Hyderabad, Telangana, India, Telangana Eximietas Design Full time

    Position: ASIC RTL Design Engineer Location: Bangalore / Hyderabad Experience: 6+ yearsDesign and develop synthesizable RTL using Verilog/SystemVerilog for complex ASIC/SoC blocks.Create micro-architecture specs and ensure designs meet performance, power, and area targets.Own RTL implementation, lint/CDC cleanup, and contribute to synthesis, STA, and DFT...


  • Hyderabad, Telangana, India MosChip® Full time

    Company Description:MosChip Technologies is a publicly traded company specializing in Silicon and Product Engineering solutions, operating with a team of over 1300 engineers across Silicon Valley, USA, and India. Known for its expertise in end-to-end silicon design, verification, systems, software, and device engineering, MosChip also focuses on cutting-edge...


  • Hyderabad, Telangana, India, Telangana eInfochips Full time

    JOB DESCRIPTION, ROLE & RESPONSIBILITESPOSITION TITLE: Technical Lead – ASIC Design VerificationLOCATION: Hyderabad/Bangalore/Chennai/AhmedabadPOSITION SUMMARYThe candidate should have direct and first-hand experience working in managing 4 -10 member engineering team – and servicing clients in Project (ODC) based execution model as well as Staffing...


  • Hyderabad, Telangana, India Cyient Full time ₹ 8,00,000 - ₹ 20,00,000 per year

    Job Title: Staff / Senior Staff ASIC Design EngineerCompany: Cyient SemiconductorLocation: Hyderabad, IndiaExperience Required: 6 to 10 yearsEmployment Type: Full-Time / PermanentAbout Cyient Semiconductor:Cyient Semiconductor, a division of Cyient Ltd., enables global semiconductor innovation through comprehensive ASIC, SoC, and Mixed-Signal design...


  • Hyderabad, Telangana, India MosChip® Full time

    Design Verification:B.E/B. Tech/M.E/M. Tech in electronics with 7-10+ year experience in verification domain.Own or lead verification of complex flows at the SOC, subsystem, or IP levels.Plan the verification of complex design IP/SoC interacting with the architecture and design engineers to identify verification test scenarios.A solid understanding of memory...


  • Hyderabad, Telangana, India, Telangana Cyient Semiconductors Full time

    DV leads| Hyderabad or BangaloreLooking for an experienced senior verification engineer with 8-10 years of experience in ASIC/SOC/IP/block level functional verification with good Ethernet experience.ResponsibilitiesDevelop a comprehensive test plan, complete test-bench and robust verification environment including interface agents and scoreboard in...


  • Hyderabad, Telangana, India MosChip® Full time

    Experience:4 -12 YearsLocation:Hyderabad / BangaloreJob Description:Develop verification testbench components for chip/module level using System Verilog, C/C++.Use Verification methodologies (Object oriented, UVM etc) to develop extendable test-bench/test-cases environment.Define and execute detailed verification plan from spec working with architects,...


  • Hyderabad, Telangana, India MosChip Full time ₹ 9,00,000 - ₹ 12,00,000 per year

    Required SkillsExperience in Logic design / RTL coding is a must.Experience is SoC design and integration for complex SoCs is a must.Experience in Verilog/System-Verilog is a must.Experience in Multi Clock designs, Asynchronous interface is a must.Experience in using the tools in ASIC development such as Lint and CDC.Experience in Synthesis / Understanding...