Staff / Senior Staff ASIC Design Engineer
1 day ago
Job Title: Staff / Senior Staff ASIC Design Engineer
Company: Cyient Semiconductor
Location: Hyderabad, India
Experience Required: 6 to 10 years
Employment Type: Full-Time / Permanent
About Cyient Semiconductor:
Cyient Semiconductor, a division of Cyient Ltd., enables global semiconductor innovation through comprehensive ASIC, SoC, and Mixed-Signal design services. With expertise across advanced technology nodes and deep partnerships with leading foundries and OEMs, we deliver end-to-end silicon design solutions.
Join a team that values technical excellence, innovation, and collaboration, and work on next-generation SoC/ASIC programs for global semiconductor leaders.
Role Overview:
We are looking for a highly skilled ASIC Design Engineer (Staff / Sr. Staff level) with strong experience in RTL Design, Synthesis, Timing Constraints, and Scripting Automation.
The ideal candidate will be responsible for RTL development and design implementation for complex SoC/ASIC blocks, driving design quality, synthesis readiness, and efficient timing closure.
This is an opportunity to work in a fast-paced environment with exposure to latest technology nodes and high-performance designs.
Key Responsibilities:
- Perform RTL coding and integration for complex SoC/ASIC blocks using Verilog or System Verilog.
- Develop micro-architecture specifications, interface documents, and design documentation.
- Own the complete RTL design flow from specification to synthesis handoff.
- Perform RTL linting, CDC, RDC, and design quality checks.
- Collaborate closely with verification, synthesis, physical design, and DFT teams to ensure high-quality design signoff.
- Develop and maintain timing constraints (SDC) for block and top-level synthesis.
- Drive synthesis, timing analysis, and constraint validation to achieve optimal PPA (Performance, Power, Area).
- Create and enhance scripts (TCL/Perl/Python) to automate design and synthesis workflows.
- Contribute to design reviews, root-cause analysis, and design closure activities.
- Mentor junior engineers in design practices, coding standards, and tool usage.
Required Skills and Experience:
- 610 years of hands-on experience in ASIC / SoC RTL Design.
- Strong proficiency in Verilog / SystemVerilog RTL coding.
- Excellent understanding of synthesis flow, timing closure, and constraint development (SDC).
- Hands-on experience with EDA tools such as Synopsys Design Compiler, Fusion Compiler, or Cadence Genus.
- Knowledge of static timing analysis (STA) concepts and design optimization.
- Experience in developing and validating design constraints.
- Proficiency in scripting languages (TCL, Perl, Python, Shell) for automation.
- Strong understanding of SoC architecture, clock/reset domains, and power management techniques.
- Good analytical and problem-solving skills with attention to design quality.
- Excellent communication and teamwork skills.
Good to Have:
- Exposure to DFT insertion, floorplanning constraints, or timing ECO flows.
- Knowledge of low power design techniques (UPF/CPF).
- Familiarity with lint/CDC tools (SpyGlass, VC-Lint, Questa CDC, etc.).
- Experience in high-performance or low-power ASICs at advanced nodes (e.g., 7nm, 5nm).
Education:
- B.E./B.Tech/M.E./M.Tech in Electronics, Electrical, or VLSI Design Engineering.
-
Senior ASIC Design Verification Engineer
3 days ago
Hyderabad, Telangana, India MosChip® Full time ₹ 12,00,000 - ₹ 36,00,000 per yearCompany Description:MosChip Technologies is a publicly traded company specializing in Silicon and Product Engineering solutions, with over 1300 engineers across Silicon Valley (USA) and India. The company provides comprehensive engineering services, including silicon design, verification, systems, software, and device engineering, as well as AI/ML solutions,...
-
Asic design Sr .Engineer
7 days ago
Hyderabad, Telangana, India Risk Resources LLP Full time ₹ 12,00,000 - ₹ 36,00,000 per yearOverview The ASIC Design Senior Engineer plays a critical role in the development and implementation of advanced integrated circuit designs within our organization. This position is vital in driving innovation and ensuring that our products maintain a competitive edge in the rapidly evolving semiconductor industry. The Senior Engineer is expected to...
-
ASIC Physical Design Engineer
2 weeks ago
Hyderabad, Telangana, India KriSemi Design Technologies LLC Full time ₹ 6,00,000 - ₹ 12,00,000 per yearCompany DescriptionKriSemi Design Technologies LLC is a leading service provider to semiconductor and EDA companies, specializing in Physical Design, Physical Verification, Analog and Mixed Signal Design, and Embedded Systems. Our passionate and dedicated professionals have deep insight into VLSI challenges and focus on trending technologies with a vision...
-
Senior Asic Engineer
2 weeks ago
Hyderabad, Telangana, India Acesoft Labs Full time ₹ 12,00,000 - ₹ 36,00,000 per yearWe are looking for highly experienced Senior ASIC Engineers to lead and contribute to complex ASIC projects. This role requires expertise in advanced physical design, verification, and tapeout processes. The ideal candidate will have a proven track record of delivering high-quality ASIC designs in advanced technology nodes.Responsibilities:Lead and execute...
-
Staff Design Verification Engineer
1 week ago
Hyderabad, Telangana, India WiSig Networks Full time ₹ 20,00,000 - ₹ 25,00,000 per yearCompany DescriptionIncubated at IIT-Hyderabad in 2016, WiSig Networks is located in the heart of Hyderabad. With over 100 researchers and engineers, the company leads in the development and licensing of 5G intellectual property. WiSig Networks collaborates with semiconductor and processor companies to create reference platforms for 5G technologies and...
-
Senior Staff ASIC Design Engineer
7 days ago
Hyderabad, Telangana, India Axiado Full time ₹ 12,00,000 - ₹ 36,00,000 per yearCompany Description Axiado is an AI-enhanced security processor company redefining the control and management of every digital system. The company was founded in 2017, and currently has 100+ employees. At Axiado, developing great technology takes more than talent: it takes amazing people who understand collaboration, respect each other, and go the extra mile...
-
Staff Engineer
1 week ago
Hyderabad, Telangana, India Storable Full time ₹ 12,00,000 - ₹ 36,00,000 per yearRole Overview As a Staff Software Engineer, you will be a senior technical leader responsible for designing, building, and scaling our core platform. You will work across the full stack — from our PHP backend to our modern React frontends — and help drive the evolution of our AWS-based cloud infrastructure. This is a hands-on leadership role: you'll be...
-
Staff FPGA/Soc Integration Engineer
2 weeks ago
Hyderabad, Telangana, India Microchip Technology Inc. Full time ₹ 12,00,000 - ₹ 36,00,000 per yearAre you looking for a unique opportunity to be a part of something great? Want to join a 17,000-member team that works on the technology that powers the world around us? Looking for an atmosphere of trust, empowerment, respect, diversity, and communication? How about an opportunity to own a piece of a multi-billion dollar (with a B) global organization? We...
-
Senior Staff Verification Engineer
5 days ago
Hyderabad, Telangana, India Axiado Full time ₹ 12,00,000 - ₹ 36,00,000 per yearCompany Description Axiado is an AI-enhanced security processor company redefining the control and management of every digital system. The company was founded in 2017, and currently has 60 employees. At Axiado, developing great technology takes more than talent: it takes amazing people who understand collaboration, respect each other, and go the extra mile...
-
Junior ASIC Engineer
1 week ago
Hyderabad, Telangana, India Acesoft Labs Full time ₹ 9,00,000 - ₹ 12,00,000 per yearJob Title: ASIC Engineer (Entry to Mid-Level)Job Description:We are seeking motivated ASIC Engineers to join our dynamic team. This role encompasses a range of responsibilities from foundational verification to physical design and synthesis. The ideal candidate will have a solid understanding of Verilog and SystemVerilog, with a keen interest in expanding...