Senior RTL Design Engineer
2 days ago
WHAT YOU DO AT AMD CHANGES EVERYTHING
At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you'll discover the real differentiator is our culture. We push the limits of innovation to solve the world's most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career.
MTS SILICON DESIGN ENGINEER
THE ROLE:
The focus of this role is to plan, build, and execute the design and validation of new and existing features for AMD's DDR IPs.
THE PERSON:
Collaborate with cross-functional teams to design and integrate DDR memory controller calibration solutions—including RTL logic, firmware routines, and algorithmic flows—into AMD's system-level validation and bring-up environments. Ensure seamless interaction between hardware and firmware components, delivering reliable calibration performance aligned with silicon and platform requirements
KEY RESPONSIBILITIES:
- Design and implement robust firmware solutions for DDR memory controller calibration across various DDR standards
- Develop and refine calibration algorithms to ensure reliable memory initialization and operation under varying process, voltage, and temperature (PVT) conditions. Focus on improving accuracy, convergence speed, and adaptability of calibration routines
- Create and execute validation plans to verify the correctness and performance of calibration firmware and algorithms. Perform system-level bring-up and debug activities to identify and resolve issues related to memory training and stability
- Work closely with silicon design, verification, and system engineering teams to align calibration firmware with hardware capabilities and system requirements. Ensure seamless integration and interoperability across the full memory subsystem
- Develop clear and comprehensive documentation for calibration flows, firmware APIs, and algorithm behavior. Ensure alignment with JEDEC specifications and internal design guidelines
- Stay updated with emerging DDR technologies and calibration techniques. Propose and implement innovative solutions to improve calibration robustness, reduce boot time, and support next-generation memory interfaces
PREFERRED EXPERIENCE:
- B.E/M.E/M.Tech or B.S/M.S in EE/CE with 9+ years of relevant experience
- Digital design and experience with RTL design in Verilog/SystemVerilog, Knowledge of system-level architecture including buses like AXI/AHB, bridges
- Circuit timing/STA, and practical experience with tools
- Working knowledge of C; embedded experience a plus
- Understanding of memory technologies such as DDR4, DDR5, LPDDR, and JEDEC standards
- Been exposed to memory controller and PHYs from different IP vendors
- Experienced with implementing DRAM/memory controller initialization code, memory subsystem/DDR PHYs training/calibration software
- Version control systems such as Perforce, ICManage or Git
- Familiar with industry standard lab tools (such as: high speed scope, compliance packages, logic analyzers) is a plus
- Strong verbal and written communication skills
- Should have experience working in geographically dispersed team and should be a strong team player
ACADEMIC CREDENTIALS:
- Bachelors or Masters degree in computer engineering/Electrical Engineering with 8+ yrs of exp
#LI-SR4
Benefits offered are described: AMD benefits at a glance.
AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants' needs under the respective laws throughout all stages of the recruitment and selection process.
-
Senior RTL Design Engineer
4 days ago
Hyderabad, Telangana, India SEMI LEAF Full time ₹ 20,00,000 - ₹ 25,00,000 per yearDear Connections,We are Hiring "RTL Design Engineer"· Location: Bangalore/Hyderabad· Experience: 4+ YearsJob Summary :We are looking for highly skilled RTL Design Engineers with proven hands-on experience in at least three end-to-end production-grade projects.The ideal candidate should have a strong foundation in RTL coding...
-
RTL Design Engineer
7 days ago
Hyderabad, Telangana, India ACL Digital Full time ₹ 5,00,000 - ₹ 12,00,000 per yearJob Title: RTL Design EngineersExp Level: 4+ yrsLoctaion: Hyderabad /BangaloreJob Description:• RTL coding knowledge• Top-level (SOC) level basic industry standard Arch knowledge• SoC & IP level Integration knowledge• IPXACT knowledge• IORING and Phys & GPIOs basic functionality• Design Partitioning(Tilification) knowledge• Design RTL quality...
-
Senior RTL/FPGA Design Engineer
7 days ago
Hyderabad, Telangana, India AZISTA INDUSTRIES PRIVATE LIMITED Full time ₹ 6,00,000 - ₹ 18,00,000 per yearOverviewAzista is a passionate business enterprise with an aim to add value and provide services in various verticals like Food, Medical Devices, Healthcare Products, Aerospace, Innovative Composites, Earth Observatory Satellites. We are renowned manufacturers of healthy food products, Pharma, innovative and cost-efficient composites, Satellites...
-
ASIC RTL Design Engineer
4 days ago
Hyderabad, Telangana, India AideWiser SolTek Full time ₹ 1,04,000 - ₹ 1,30,878 per yearASIC RTL Design EngineerJob Description:Exp: 5 to 8 yrsLocation: HyderabadGood knowledge on the digital concepts and ASIC flowExperience in RTL coding is a must.Must have hands on experience with SoC design and integration.Experience in Verilog/System-Verilog is a must.knowledge of AMBA protocols - AXI, AHB, APBBasic knowledge on verificationUnderstanding of...
-
RTL Design Engineer
2 weeks ago
Hyderabad, Telangana, India, Telangana ACL Digital Full timePosition: RTL Design EngineerExperience: 5 - 8 YearsQualifications: BE/Btech in ECE/EEEResponsibilities -The candidate should have strong RTL design experience.Strong design experience in Ethernet IPs or Ethernet protocol domain.Knowledge in Verilog/VHDL languagesScripting languages: TCL/Perl/Python (any one).Knowledge of AXI Protocols.
-
Rtl Design Engineer
3 days ago
Hyderabad, Telangana, India Randstad Full time ₹ 8,00,000 - ₹ 24,00,000 per yearJob Title: RTL Design Engineer Work Mode: HybridLocation: NoidaJob Description• Work together with system architects and micro architects to define high level specificationsthat are implementable.• Contribute to RTL development including running tool flows like lint, CDC, Conformal lowpower and DFT checks• Work closely with functional verification...
-
RTL Design Engineer
2 weeks ago
Hyderabad, Telangana, India, Telangana ACL Digital Full timeJob Title: RTL Design EngineersExp Level: 4+ yrsLoctaion: Hyderabad Job Description:• RTL coding knowledge• Top-level (SOC) level basic industry standard Arch knowledge• SoC & IP level Integration knowledge• IPXACT knowledge• IORING and Phys & GPIOs basic functionality• Design Partitioning(Tilification) knowledge• Design RTL quality...
-
RTL Design Engineer
2 weeks ago
Hyderabad, Telangana, India, Telangana ACL Digital Full timeJob Title: RTL Design EngineersExp Level: 4+ yrsLoctaion: Hyderabad /BangaloreJob Description:• RTL coding knowledge• Top-level (SOC) level basic industry standard Arch knowledge• SoC & IP level Integration knowledge• IPXACT knowledge• IORING and Phys & GPIOs basic functionality• Design Partitioning(Tilification) knowledge• Design RTL quality...
-
FPGA RTL Design Engineer
4 days ago
Hyderabad, Telangana, India Centaurus Technologies and Systems Private Limited Full time ₹ 9,00,000 - ₹ 12,00,000 per yearJob SummaryWe are seeking a talentedFPGA RTL Design Engineerto design, implement, and verify digital logic using VHDL/Verilog for FPGA-based systems. The ideal candidate will be responsible for the full FPGA development lifecycle, from architecture design to verification, synthesis, implementation, and lab validation. You'll work closely with system...
-
FPGA RTL Design Engineer
2 weeks ago
Hyderabad, Telangana, India, Telangana Centaurus Technologies and Systems Private Limited Full timeJob SummaryWe are seeking a talented FPGA RTL Design Engineer to design, implement, and verify digital logic using VHDL/Verilog for FPGA-based systems. The ideal candidate will be responsible for the full FPGA development lifecycle, from architecture design to verification, synthesis, implementation, and lab validation. You’ll work closely with system...