Engineer - RTL
4 days ago
Job Requirements
he RTL Design Engineer is responsible for designing and implementing digital circuits using Hardware Description Languages (HDL) such as Verilog or VHDL.
They work on creating logic at the Register Transfer Level (RTL) and collaborate with verification, synthesis, and physical design teams.
Key Responsibilities:
Understand and analyze design specifications / architecture documents.Develop RTL code using Verilog / SystemVerilog / VHDL.Perform functional simulations to verify design correctness.Work closely with verification, synthesis, and backend (physical design) teams.Debug design and simulation issues.Optimize RTL for area, timing, and power.Support integration of IP blocks at chip or subsystem level.Maintain documentation for design and test plans.
Required Skills:
Good understanding of digital electronics and logic design.Hands-on experience or coursework in Verilog / SystemVerilog / VHDL.Knowledge of simulation tools (like ModelSim, QuestaSim, or VCS).Basic understanding of timing concepts, clocking, and resets.Familiarity with synthesis and lint checks is a plus.Problem-solving and debugging skills.
Qualification:
B.E / B.Tech / M.E / M.Tech in Electronics / Communication / VLSI / Instrumentation. Coursework or projects in Digital Design, HDL coding, FPGA/ASIC design preferred.
Benefits
Required Skills:
Good understanding of digital electronics and logic design.Hands-on experience or coursework in Verilog / SystemVerilog / VHDL.Knowledge of simulation tools (like ModelSim, QuestaSim, or VCS).Basic understanding of timing concepts, clocking, and resets.Familiarity with synthesis and lint checks is a plus.Problem-solving and debugging skill
-
RTL Design Engineer
7 hours ago
Hyderabad, Telangana, India ACL Digital Full time ₹ 4,00,000 - ₹ 12,00,000 per yearRTL Design EngineerSkill: ASIC RTL Design with LINT, CDC. Experience: 1 to 3 Years Notice Period: Immediate to 15 days Share your updated resume now.
-
Senior RTL Design Engineer
2 weeks ago
Hyderabad, Telangana, India SEMI LEAF Full time ₹ 20,00,000 - ₹ 25,00,000 per yearDear Connections,We are Hiring "RTL Design Engineer"· Location: Bangalore/Hyderabad· Experience: 4+ YearsJob Summary :We are looking for highly skilled RTL Design Engineers with proven hands-on experience in at least three end-to-end production-grade projects.The ideal candidate should have a strong foundation in RTL coding...
-
RTL Design Engineer
2 weeks ago
Hyderabad, Telangana, India ACL Digital Full time ₹ 5,00,000 - ₹ 12,00,000 per yearJob Title: RTL Design EngineersExp Level: 4+ yrsLoctaion: Hyderabad /BangaloreJob Description:• RTL coding knowledge• Top-level (SOC) level basic industry standard Arch knowledge• SoC & IP level Integration knowledge• IPXACT knowledge• IORING and Phys & GPIOs basic functionality• Design Partitioning(Tilification) knowledge• Design RTL quality...
-
ASIC RTL Design Engineer
2 weeks ago
Hyderabad, Telangana, India AideWiser SolTek Full time ₹ 1,04,000 - ₹ 1,30,878 per yearASIC RTL Design EngineerJob Description:Exp: 5 to 8 yrsLocation: HyderabadGood knowledge on the digital concepts and ASIC flowExperience in RTL coding is a must.Must have hands on experience with SoC design and integration.Experience in Verilog/System-Verilog is a must.knowledge of AMBA protocols - AXI, AHB, APBBasic knowledge on verificationUnderstanding of...
-
Rtl Design Engineer
2 weeks ago
Hyderabad, Telangana, India Randstad Full time ₹ 8,00,000 - ₹ 24,00,000 per yearJob Title: RTL Design Engineer Work Mode: HybridLocation: NoidaJob Description• Work together with system architects and micro architects to define high level specificationsthat are implementable.• Contribute to RTL development including running tool flows like lint, CDC, Conformal lowpower and DFT checks• Work closely with functional verification...
-
RTL Design Engineer
3 weeks ago
Hyderabad, Telangana, India, Telangana ACL Digital Full timePosition: RTL Design EngineerExperience: 5 - 8 YearsQualifications: BE/Btech in ECE/EEEResponsibilities -The candidate should have strong RTL design experience.Strong design experience in Ethernet IPs or Ethernet protocol domain.Knowledge in Verilog/VHDL languagesScripting languages: TCL/Perl/Python (any one).Knowledge of AXI Protocols.
-
Senior RTL Design Engineer
2 days ago
Hyderabad, Telangana, India Wisig Networks Full time ₹ 15,00,000 - ₹ 25,00,000 per year7+years of experience in RTL design and verification.Proven experience with digital logic design using Verilog, VHDL, or System Verilog.Experience with simulation tools such as VCS, QuestaSim, or similar.Hands-on experience with RTL design tools (e.g., Synopsys Design Compiler, Cadence Genus).Develop RTL code based on system-level specifications using...
-
FPGA RTL Design Engineer
2 weeks ago
Hyderabad, Telangana, India Centaurus Technologies and Systems Private Limited Full time ₹ 9,00,000 - ₹ 12,00,000 per yearJob SummaryWe are seeking a talentedFPGA RTL Design Engineerto design, implement, and verify digital logic using VHDL/Verilog for FPGA-based systems. The ideal candidate will be responsible for the full FPGA development lifecycle, from architecture design to verification, synthesis, implementation, and lab validation. You'll work closely with system...
-
RTL Design Engineer
3 weeks ago
Hyderabad, Telangana, India, Telangana ACL Digital Full timeJob Title: RTL Design EngineersExp Level: 4+ yrsLoctaion: Hyderabad Job Description:• RTL coding knowledge• Top-level (SOC) level basic industry standard Arch knowledge• SoC & IP level Integration knowledge• IPXACT knowledge• IORING and Phys & GPIOs basic functionality• Design Partitioning(Tilification) knowledge• Design RTL quality...
-
RTL Design Engineer
3 weeks ago
Hyderabad, Telangana, India, Telangana ACL Digital Full timeJob Title: RTL Design EngineersExp Level: 4+ yrsLoctaion: Hyderabad /BangaloreJob Description:• RTL coding knowledge• Top-level (SOC) level basic industry standard Arch knowledge• SoC & IP level Integration knowledge• IPXACT knowledge• IORING and Phys & GPIOs basic functionality• Design Partitioning(Tilification) knowledge• Design RTL quality...