RTL Synthesis

2 weeks ago


Hyderabad, India UST Full time

Hi All,

JD:-

· Engineering Graduates with MS/MTech/ME (EE/CS/EC) with 5 years or BTech/BS/BE(EE/CS/EC) with 7years in VLSI industry

· Hands on experience with RTL Synthesis, STA, Formal verification, and DFT are required; for DFT, expect at least minimum understanding of clocking and reset to scan logic

· Must have recent 2-3 years of experience using Synopsys DCNXT/FC/PT/PTPX/Formality and Cadence's LEC

· Good exposure to challenges involving in adv technology nodes like TSMC 7nm and Samsung 8nm

· Scripting skills in Shell/Tcl/Perl

· Able to review reports and log files and at least have some level of debugging capability

· Low power implementation involving multi-Voltage and practical knowledge on UPF will be a definite plus

Please share your resume to

Regards,

Jaya



  • Hyderabad, Telangana, India UST Full time

    Job Overview:We are seeking a highly skilled Senior RTL Synthesis Engineer to join our team at UST. In this role, you will be responsible for leading the development and implementation of advanced digital design techniques using RTL synthesis tools.Key Responsibilities:Lead the development and implementation of advanced digital design techniques using RTL...

  • RTL Synthesis

    2 weeks ago


    Hyderabad, India UST Full time

    Hi All,JD:-· Engineering Graduates with MS/MTech/ME (EE/CS/EC) with 5 years or BTech/BS/BE(EE/CS/EC) with 7years in VLSI industry· Hands on experience with RTL Synthesis, STA, Formal verification, and DFT are required; for DFT, expect at least minimum understanding of clocking and reset to scan logic· Must have recent 2-3 years of experience using...

  • RTL Synthesis

    2 weeks ago


    Hyderabad, India UST Full time

    Hi All,JD:-· Engineering Graduates with MS/MTech/ME (EE/CS/EC) with 5 years or BTech/BS/BE(EE/CS/EC) with 7years in VLSI industry· Hands on experience with RTL Synthesis, STA, Formal verification, and DFT are required; for DFT, expect at least minimum understanding of clocking and reset to scan logic· Must have recent 2-3 years of experience using...

  • RTL Synthesis

    2 weeks ago


    Hyderabad, India UST Full time

    Hi All, JD:- · Engineering Graduates with MS/MTech/ME (EE/CS/EC) with 5 years or BTech/BS/BE(EE/CS/EC) with 7years in VLSI industry · Hands on experience with RTL Synthesis, STA, Formal verification, and DFT are required; for DFT, expect at least minimum understanding of clocking and reset to scan logic · Must have recent 2-3 years of experience using...

  • RTL Synthesis

    2 weeks ago


    Hyderabad, India UST Full time

    Hi All,JD:-· Engineering Graduates with MS/MTech/ME (EE/CS/EC) with 5 years or BTech/BS/BE(EE/CS/EC) with 7years in VLSI industry· Hands on experience with RTL Synthesis, STA, Formal verification, and DFT are required; for DFT, expect at least minimum understanding of clocking and reset to scan logic· Must have recent 2-3 years of experience using...


  • hyderabad, India UST Full time

    Hi All,JD:-· Engineering Graduates with MS/MTech/ME (EE/CS/EC) with 5 years or BTech/BS/BE(EE/CS/EC) with 7years in VLSI industry· Hands on experience with RTL Synthesis, STA, Formal verification, and DFT are required; for DFT, expect at least minimum understanding of clocking and reset to scan logic· Must have recent 2-3 years of experience using...


  • hyderabad, India UST Full time

    Hi All,JD:-· Engineering Graduates with MS/MTech/ME (EE/CS/EC) with 5 years or BTech/BS/BE(EE/CS/EC) with 7years in VLSI industry· Hands on experience with RTL Synthesis, STA, Formal verification, and DFT are required; for DFT, expect at least minimum understanding of clocking and reset to scan logic· Must have recent 2-3 years of experience using...


  • hyderabad, India UST Full time

    Hi All, JD:- · Engineering Graduates with MS/MTech/ME (EE/CS/EC) with 5 years or BTech/BS/BE(EE/CS/EC) with 7years in VLSI industry · Hands on experience with RTL Synthesis, STA, Formal verification, and DFT are required; for DFT, expect at least minimum understanding of clocking and reset to scan logic · Must have recent 2-3 years of experience using...


  • Hyderabad, Telangana, India UST Full time

    UST Seeks Experienced RTL Synthesis ExpertWe are looking for a seasoned RTL synthesis professional to join our team at UST. The ideal candidate will have extensive experience in RTL design, analysis, and optimization using industry-leading tools.About the Role:Design, implement, and verify complex digital circuits using RTL synthesis techniques.Collaborate...

  • RTL Design

    1 month ago


    hyderabad, India BITSILICA Full time

    We are currently seeking experienced RTL Engineers - Minimum 4 years of experience required - Proficiency in RTL development from micro-architecture - Expertise in SoC, Memory, Peripheral, Security, and Cache IP’s Analysis & Integration - Skilled in RTL Quality checks including VCS, synthesis checks, LINT, LEC, CDC - Strong background in Failures...

  • Rtl design

    2 months ago


    Hyderabad, India BITSILICA Full time

    We are currently seeking experienced RTL Engineers - Minimum 4 years of experience required - Proficiency in RTL development from micro-architecture - Expertise in So C, Memory, Peripheral, Security, and Cache IP’s Analysis & Integration - Skilled in RTL Quality checks including VCS, synthesis checks, LINT, LEC, CDC - Strong background in Failures...

  • RTL Design

    1 month ago


    hyderabad, India BITSILICA Full time

    We are currently seeking experienced RTL Engineers- Minimum 4 years of experience required- Proficiency in RTL development from micro-architecture- Expertise in SoC, Memory, Peripheral, Security, and Cache IP’s Analysis & Integration- Skilled in RTL Quality checks including VCS, synthesis checks, LINT, LEC, CDC- Strong background in Failures Debug/Bug...


  • Hyderabad, Telangana, India BITSILICA Full time

    Senior RTL ArchitectWe are seeking a highly experienced Senior RTL Architect to join our team. As a key member of our design team, you will be responsible for designing and implementing complex digital circuits using Verilog or VHDL.About the RoleThe successful candidate will have a minimum of 4 years of experience in RTL design from micro-architecture...

  • RTL Design

    2 months ago


    Hyderabad, India BITSILICA Full time

    We are currently seeking experienced RTL Engineers- Minimum 4 years of experience required- Proficiency in RTL development from micro-architecture- Expertise in SoC, Memory, Peripheral, Security, and Cache IP’s Analysis & Integration- Skilled in RTL Quality checks including VCS, synthesis checks, LINT, LEC, CDC- Strong background in Failures Debug/Bug...

  • RTL Design

    2 months ago


    hyderabad, India BITSILICA Full time

    We are currently seeking experienced RTL Engineers - Minimum 4 years of experience required - Proficiency in RTL development from micro-architecture - Expertise in SoC, Memory, Peripheral, Security, and Cache IP’s Analysis & Integration - Skilled in RTL Quality checks including VCS, synthesis checks, LINT, LEC, CDC - Strong background in Failures Debug/Bug...

  • RTL Design

    2 months ago


    hyderabad, India BITSILICA Full time

    We are currently seeking experienced RTL Engineers - Minimum 4 years of experience required - Proficiency in RTL development from micro-architecture - Expertise in SoC, Memory, Peripheral, Security, and Cache IP’s Analysis & Integration - Skilled in RTL Quality checks including VCS, synthesis checks, LINT, LEC, CDC - Strong background in Failures Debug/Bug...

  • ASIC RTL Design Lead

    1 month ago


    hyderabad, India Modernize Chip Solutions (MCS) Full time

    We are looking for ASIC RTL Design Lead for Hyderabad location who can join us in an immediate basis with below skills & responsibilities: Total Years of Experience 10+Yrs Hands on RTL Design using verilog SoC and Subsystem integration, Pheripherals like PCIE, Ethernet and USB Integration Front end flow environment bringup Strong in the Flows, Lint,...

  • ASIC RTL Design Lead

    1 month ago


    hyderabad, India Modernize Chip Solutions (MCS) Full time

    We are looking for ASIC RTL Design Lead for Hyderabad location who can join us in an immediate basis with below skills & responsibilities:Total Years of Experience 10+YrsHands on RTL Design using verilogSoC and Subsystem integration, Pheripherals like PCIE, Ethernet and USB IntegrationFront end flow environment bringupStrong in the Flows, Lint, CDC,...


  • hyderabad, India Sevya Multimedia Full time

    RTL Design Engineers at Hyderabad We need experienced engineers to work on cutting edge technology and with complex functionality. Skills: Overall 3+ years industry experience with 2+ years in RTL Design and SoC Integration. Proven hands-on experience with RTL design for IP, the subsystem for ASIC. Hands-on experience with SoC integration issues like...


  • Hyderabad, India Sevya Multimedia Full time

    RTL Design Engineers at Hyderabad We need experienced engineers to work on cutting edge technology and with complex functionality. Skills: Overall 3+ years industry experience with 2+ years in RTL Design and So C Integration. Proven hands-on experience with RTL design for IP, the subsystem for ASIC. Hands-on experience with So C integration...