STA Engineer

1 day ago


Bangalore, India ACL Digital Full time

Looking for STA Engineer.

Exp.-5+yrs.

Job Location- Bangalore/Hyderabad/remote.

Notice Period- Prefer Immediate joiner or less notice period.

  • Netlist and constraint sign in checks and validation.
  • Prime time constraint generation/development at Top level, full chip level and clean up.
  • Multimode multi corner timing knowledge and timing closure at sub HM/block/top level.
  • Top level timing closure with sign off STA in MMMC with Xtalk and OCV. Top level ECO implementation strategy development for netlist, RTL and timing level changes Scripting experience in Perl/TCL.

Regards,

Sneha



  • bangalore, India L&T Technology Services Full time

    L&T Technology is looking to hire for STA Engineers. Job Location : Bangalore Detailed JD is below ::JD For STA Engineer-6+ ’ experience • Good knowledge of timing closure knowledge for high frequency timing, congestion, and area sensitive designs. • Can work closely with FE team for constraints development and constraints cleanup. • Work with...


  • Bangalore, India ACL Digital Full time

    We’re Hiring: STA Engineer | 5–10 Years Experience | Bangalore & Hyderabad Company: ACL Digital Company Location: Bangalore & Hyderabad Experience: 5 to 15 Years Job Type: Full-Time ACL Digital is looking for Senior Static Timing Analysis (STA) Engineers with solid experience in timing closure of advanced SoC designs. If...


  • bangalore, India ACL Digital Full time

    We’re Hiring: STA Engineer | 5–10 Years Experience | Bangalore & HyderabadCompany: ACL Digital CompanyLocation: Bangalore & HyderabadExperience: 5 to 15 YearsJob Type: Full-TimeACL Digital is looking for Senior Static Timing Analysis (STA) Engineers with solid experience in timing closure of advanced SoC designs.If you’re an STA expert who thrives in...


  • bangalore, India L&T Technology Services Full time

    LTTS is hiring for PD/STA Engineers with 7-10 years of experience.Job Location : BangaloreBelow is the job description...The PD/STA Engineer will be responsible for pre-design and static timing analysis tasks to ensure efficient silicon bring-up and product success. Day-to-day tasks include collaborating with design teams, performing timing analysis, and...


  • Bangalore, India Capgemini Engineering Full time

    Experience : 5+years Location : Bangalore Job Description: As an STA Engineer, you will be responsible for timing closure and verification of complex ASIC or SoC designs. You will work closely with cross-functional teams including physical design, logic design, and architecture to ensure timing requirements are met across various design stages...


  • bangalore, India Capgemini Engineering Full time

    Experience: 5+yearsLocation: BangaloreJob Description:As an STA Engineer, you will be responsible for timing closure and verification of complex ASIC or SoC designs. You will work closely with cross-functional teams including physical design, logic design, and architecture to ensure timing requirements are met across various design stages and process...

  • STA Specialist

    2 weeks ago


    Bengaluru / Bangalore, Hyderabad / Secunderabad, Telangana, India beBeeTimining Full time ₹ 1,04,000 - ₹ 1,30,878

    Timing analysis is a critical component of our process.We are seeking a skilled engineer to join our team and take on the challenge of performing timing analysis, validation, and debug across multiple PVT conditions using Tempus.The ideal candidate will have experience with Tempus DMMMC flow for STA and be proficient in STA setup, convergence, reviews, and...

  • STA PD Engineers

    7 hours ago


    bangalore, India L&T Technology Services Full time

    L&T Technology is hiring for STA Engineers / Physical Design Engineers with 4-8 years of experience. Job Location : Bangalore Detailed JD is below :: • Good knowledge of timing closure knowledge for high frequency timing, congestion, and area sensitive designs. • Can work closely with FE team for constraints development and constraints cleanup. • Work...

  • Lead STA

    1 day ago


    Bangalore, India Cadence System Design and Analysis Full time

    BE /Btech EXp- 5- 12 Yrs Work on challenging DDR PHY IP & Testchip Physical Design from Netlist-to-GDS in tech nodes below 7nm. • Take ownership of one or more physical design blocks includes all of, floorplan, CTS, PNR, QRC, STA, PV & IR. • Contribute to design methodology, flow automation. • Innovate & implement Power, Performance and Area...


  • Bangalore, India ACL Digital Full time

    STA Engineer Experience : 4-5 years Location : Bangalore Timing closure fundamentals Constraint creation and maintenance exposure DFT modes in STA timing closure Interested,please drop your updated resume to