STA Synthesis Engineer

11 hours ago


bangalore, India L&T Technology Services Full time

L&T Technology is looking to hire for STA Engineers.

Job Location : Bangalore

Detailed JD is below ::

JD For STA Engineer-6+ ’ experience

• Good knowledge of timing closure knowledge for high frequency timing, congestion, and area sensitive designs.

• Can work closely with FE team for constraints development and constraints cleanup.

• Work with partitions/block owner to give timing ECO for timing closure.

• Knowledge of advanced timing closure techniques and methodology

• Knowledge of industry stanrd tools from Synops or Cadence.

• Worked on DSM technologies, tsmc 5nm and below experience preferred.

• Minimum 5+ of relevant experience

• Good scripting and communication skills


  • Lead STA

    1 day ago


    Bangalore, India Cadence System Design and Analysis Full time

    BE /Btech EXp- 5- 12 Yrs Work on challenging DDR PHY IP & Testchip Physical Design from Netlist-to-GDS in tech nodes below 7nm. • Take ownership of one or more physical design blocks includes all of, floorplan, CTS, PNR, QRC, STA, PV & IR. • Contribute to design methodology, flow automation. • Innovate & implement Power, Performance and Area...


  • Bangalore, India ACL Digital Full time

    We’re Hiring: STA Engineer | 5–10 Years Experience | Bangalore & Hyderabad Company: ACL Digital Company Location: Bangalore & Hyderabad Experience: 5 to 15 Years Job Type: Full-Time ACL Digital is looking for Senior Static Timing Analysis (STA) Engineers with solid experience in timing closure of advanced SoC designs. If...


  • Bangalore, India Capgemini Engineering Full time

    Experience : 5+years Location : Bangalore Job Description: As an STA Engineer, you will be responsible for timing closure and verification of complex ASIC or SoC designs. You will work closely with cross-functional teams including physical design, logic design, and architecture to ensure timing requirements are met across various design stages...


  • bangalore, India Capgemini Engineering Full time

    Experience: 5+yearsLocation: BangaloreJob Description:As an STA Engineer, you will be responsible for timing closure and verification of complex ASIC or SoC designs. You will work closely with cross-functional teams including physical design, logic design, and architecture to ensure timing requirements are met across various design stages and process...

  • STA Lead

    1 day ago


    Bangalore, India Mirafra Technologies Full time

    Skills Required Netlist and constraint sign in checks and validation. Prime time constraint development at full chip level and clean up. Multimode multi corner timing knowledge and timing closure at sub HM/block/top level. Top level timing closure with sign off STA in MMMC with Xtalk and OCV. Top level ECO implementation strategy development for...

  • STA Specialist

    2 weeks ago


    Bengaluru / Bangalore, Hyderabad / Secunderabad, Telangana, India beBeeTimining Full time ₹ 1,04,000 - ₹ 1,30,878

    Timing analysis is a critical component of our process.We are seeking a skilled engineer to join our team and take on the challenge of performing timing analysis, validation, and debug across multiple PVT conditions using Tempus.The ideal candidate will have experience with Tempus DMMMC flow for STA and be proficient in STA setup, convergence, reviews, and...


  • bangalore, India ACL Digital Full time

    We’re Hiring: STA Engineer | 5–10 Years Experience | Bangalore & HyderabadCompany: ACL Digital CompanyLocation: Bangalore & HyderabadExperience: 5 to 15 YearsJob Type: Full-TimeACL Digital is looking for Senior Static Timing Analysis (STA) Engineers with solid experience in timing closure of advanced SoC designs.If you’re an STA expert who thrives in...

  • Fullchip Synthesis

    1 week ago


    Bangalore City, Bengaluru, Karnataka, India Xanika Infotech Full time

    **Role: Full chip Synthesis** **work mode: onsite** **EXP: 7+ Years** **Location: Bangalore, Koramangala** **Interview:1st round virtual,2nd round f2f** - Perform full-chip synthesis using industry-standard tools (e.g., Synopsys Design Compiler, Cadence Genus). - Develop, refine, and validate SDC constraints for functional and test modes at top-level. -...


  • Bangalore, India L&T Technology Services Full time

    LTTS is hiring for Physical Design Engineers with 5+ Years of experience. Job Location : Bangalore, India Job description is as below :: Top 5 Required Skills/Mandatory skills 1. Synthesis 2. Constraints Management 3. Logic Equivalence Check 4. CLP 5. STA Required Education: Bachelor's degree in Computer Science, Electrical/Electronics Engineering,...


  • bangalore, India L&T Technology Services Full time

    LTTS is hiring for Physical Design Engineers with 5+ Years of experience. Job Location : Bangalore, IndiaJob description is as below ::Top 5 Required Skills/Mandatory skills 1. Synthesis 2. Constraints Management 3. Logic Equivalence Check 4. CLP 5. STA Required Education: Bachelor's degree in Computer Science, Electrical/Electronics Engineering,...