
Senior DFT Engineer Leader
2 weeks ago
A seasoned DFT professional is sought to lead the DFT engineering team and develop effective DFT strategies for ASIC/SoC products designed for automotive applications.
- Develop DFT methodologies, focusing on high-quality and reliability in automotive applications.
- Collaborate with hardware and software teams to integrate DFT features into product architecture.
- Lead a team of DFT engineers, providing mentorship and technical guidance.
- Develop comprehensive test plans, including ATPG, BIST, and scan insertion strategies.
- Work closely with design, validation, and manufacturing teams to align DFT strategies with overall product goals.
- Establish metrics and benchmarks for DFT processes, ensuring compliance with automotive industry standards.
- Evaluate and implement DFT tools and methodologies to improve test efficiency.
Requirements:
- Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or related field.
- 10+ years of experience in DFT for ASIC/SoC design, with a strong background in automotive applications.
- Proven experience leading DFT teams and managing complex projects.
- In-depth knowledge of DFT techniques such as scan design, boundary scan, BIST, and fault simulation.
- Familiarity with automotive industry standards and regulations.
- Proficiency in using DFT tools and EDA software.
- Strong problem-solving skills and ability to work collaboratively in a fast-paced environment.
- Excellent communication skills.
-
Senior DFT Specialist
5 days ago
Erode, Tamil Nadu, India beBeeDft Full time ₹ 1,80,00,000 - ₹ 2,50,00,000About the RoleWe are seeking a seasoned Digital Fault Tolerance (DFT) Engineer to lead our DFT strategy and architecture for complex ASIC/SoC projects.Key Responsibilities:Define and drive DFT strategy and architecture for multiple ASIC/SoC projects, ensuring seamless integration with cross-functional teams.Implement and verify DFT features like scan...
-
Digital Design Expert Leader
1 week ago
Erode, Tamil Nadu, India beBeeCustomerSuccess Full time US$ 1,90,000 - US$ 2,60,000Senior Technical Director, Digital DesignWe are seeking an exceptional leader to spearhead our Applications Engineering team focused on delivering advanced DFT solutions across India. As a Senior Technical Director, you will be responsible for defining, communicating, and executing strategic initiatives to increase Synopsys' market presence and customer...
-
Senior ASIC Design Verification Engineer
2 weeks ago
Erode, Tamil Nadu, India beBeeDftEngineer Full time ₹ 1,80,00,000 - ₹ 2,00,00,000Lead DFT ArchitectDrive the development of complex SoC/ASIC designs, focusing on DFT architecture and planning.This role requires strong technical leadership skills to mentor junior engineers, collaborate with cross-functional teams, and ensure high-quality testability and manufacturability of silicon products.Key Responsibilities:Define and implement DFT...
-
Senior ASIC Design For Test Engineer
1 week ago
Erode, Tamil Nadu, India beBeeDesignForTest Full time ₹ 1,50,00,000 - ₹ 2,00,00,000Job Title: Senior Design For Test (DFT) Engineer", "About the Role:We are seeking an experienced Senior DFT Engineer to join our team.The successful candidate will be responsible for designing and implementing scan insertion and validation, built-in self-test (BIST), and automatic test pattern generation (ATPG).Key Responsibilities:Develop a comprehensive...
-
Senior Digital Fulfillment Test Engineer
2 weeks ago
Erode, Tamil Nadu, India beBeeDigitalFulfillmentTest Full time ₹ 18,00,000 - ₹ 25,00,000Job Title: Senior Digital Fulfillment Test Engineer">About the Role: We are seeking a skilled and experienced Senior Digital Fulfillment Test Engineer to join our team.">Responsibilities:">In-depth knowledge of DFT concepts, including scan insertion, ATPG, coverage analysis, and transition delay test coverage analysis.">Expertise in scripting languages such...
-
Chief Digital Fault Architect
1 week ago
Erode, Tamil Nadu, India beBeeDftLeader Full time ₹ 1,50,00,000 - ₹ 2,50,00,000Job DescriptionAs a Lead DFT Engineer, you will be responsible for driving DFT architecture, planning, and implementation across complex SoC/ASIC designs. You will work closely with cross-functional teams to ensure world-class testability and manufacturability of silicon products.Define and drive DFT strategy and architecture for multiple ASIC/SoC...
-
Senior Engineering Solutions Leader
7 days ago
Erode, Tamil Nadu, India beBeeEngineering Full time ₹ 1,50,00,000 - ₹ 2,02,50,000Job Title: Senior Engineering Solutions LeaderThe role of Senior Engineering Solutions Leader encompasses strategic responsibilities in the development and implementation of high-speed communication protocol solutions.Key areas include developing intellectual property (IPs) for advanced protocols such as Ethernet, PON, OTN.Implementation of register-transfer...
-
Senior Digital Field Test Engineer
2 weeks ago
Erode, Tamil Nadu, India beBeeDigitalTest Full time ₹ 15,00,000 - ₹ 20,00,000Job Summary:A Digital Test Engineer is required to work on the digital field test (DFT) RTL side of things including RTL edit, scan shift noise (SSN), and memory built-in self-test (MBIST) insertion.Key Responsibilities:Streaming through RTL files and debugging from log pointersGood understanding of DFT architecture is desiredKnowledge of SSN and TAP...
-
Software Architect
7 days ago
Erode, Tamil Nadu, India beBeeDft Full time ₹ 15,00,000 - ₹ 18,00,000Job Title: Principal Software Architect - Test EngineeringWe are seeking a seasoned software architect to design and develop test solutions for complex systems. The successful candidate will be responsible for creating scalable, efficient, and reliable test frameworks.Responsibilities:Define and implement DFT architectures for high-complexity SoCs.Develop,...
-
STA Engineer Key Expert
1 week ago
Erode, Tamil Nadu, India beBeePerformance Full time ₹ 18,00,000 - ₹ 23,00,000Key STA Engineer RoleWe seek a highly skilled and motivated engineer to spearhead backend implementation projects.Core Responsibilities:RTL-to-GDSII Implementation: The successful candidate will be responsible for implementing complex SoC blocks or full-chip designs, focusing on performance, power, and area (PPA) optimization and signoff closure.Timing...