Current jobs related to RTL Design Lead - delhi - Mulya Technologies
-
IP RTL Design Lead
6 days ago
delhi, India Texas Instruments Full timeIP RTL Design LeadWho are we and what do we do?Part of the Embedded Processors group of TI, the Processors and Application Specific Microcontroller (ASM) Business Units develop cutting edge system-on-chips (SoCs) for broad microcontrollers and processors spanning even 5nm technologies for applications in industrial and automotive spaces. The team has been...
-
RTL Design Lead
3 weeks ago
Delhi, India Modernize Chip Solutions (MCS) Full timeWe are looking for RTL Design Lead for Bengaluru Location who can join us in an immediate basis with below skills & responsibilities:Total Years of Experience 7+YearsMore than 4 Years of hands-on experience in designing IPs from scratch using VerilogBasic Proficiency in Lint, CDC, and synthesis processesModule level TB developmentExperience in undestanding...
-
RTL Design
1 month ago
Delhi, India BITSILICA Full timeWe are currently seeking experienced RTL Engineers- Minimum 4 years of experience required- Proficiency in RTL development from micro-architecture- Expertise in SoC, Memory, Peripheral, Security, and Cache IP’s Analysis & Integration- Skilled in RTL Quality checks including VCS, synthesis checks, LINT, LEC, CDC- Strong background in Failures Debug/Bug...
-
ASIC - RTL Design
1 month ago
Delhi, India eInfochips (An Arrow Company) Full time4-8 yrs of experience in RTL design in Verilog, VHDLFPGA experienceXilinx or Altera/Intel or lattice or Microsemi FPGA toolsRTL debug experienceDatabase management between FPGA and ASIC RTLFamiliarity with front- end RTL tools (RTL Simulation, Synthesis, DFT, Timing)RTL Design modification/ adaptation for FPGA implementation (memories, IO, clocking etc....
-
Principal RTL Design Engineer
4 weeks ago
Delhi, India ACL Digital Full timeJob Description:We are seeking a seasoned RTL Design Engineer with a strong background in microarchitecture and RTL coding. The ideal candidate will play a key role in leading state of the RTL designs involving solutions for automotive camera and display systems.• Design and develop microarchitectures for a set of chips involving MIPI CSI,DSI and SerDes...
-
Rtl design engineer
3 days ago
Delhi, India Tessolve Full timeHi All, we are hiring RTL Engineer with Tessolve semiconductors - Bangalore LocationJD:Design RTL ASIC EngineerLocation: Bangalore, HYD and NoidaExperience :- 5 to 20 YearsExperience and Skills Required5 to 20 years of experience in So C/IP Design.Expertise in Writing Detailed IP Specifications, Micro Architecture, IP design, Subsystem and So C level...
-
ASIC RTL Design engineer
2 weeks ago
Delhi, India Sivaltech Full timeAbout the Company- Sivaltech is an established ASIC/FPGA, Analog, Embedded Software design services company with offices headquarter in Milpitas, California, with Branches in India in Bengaluru and Hyderabad , .Sivaltech is a preferred design services partner for Fortune 500, and start ups in the semiconductor world. With experience in several domains like...
-
Advanced RTL Design Engineer
1 week ago
Delhi, Delhi, India Faststream Technologies Full time**Job Role:** Principal RTL Design Engineer at Faststream Technologies **About the Role: As a Principal RTL Design Engineer at Faststream Technologies, you will be responsible for creating techno-commercial plans, design documents, and integration guidelines for digital and mixed-signal chips. Your expertise in RTL code writing, IP...
-
RTL Architect
1 month ago
Delhi, India Tech Mahindra Full timeHi folks,Greeting from Tech Mahindra!!!!!We are hiring for RTL architectJob Description:Senior RTL Design Architect / Lead – IP / SoC / ASIC DesignCandidate is expected to Define & Develop High Level / Micro Architecture design specification for a given Design requirementExperience with design & development of IP Protocols based on Layered Bus...
-
Senior ASIC RTL Design Engineer
2 weeks ago
Delhi, India MosChip® Full timeASIC RTL Design:General knowledge how things work in RTL team and be able to handle basic-to-mid level RTL tasks:RTL design/release flows/infra (LINT, CDC, UPF, IPXACT, CSR …)Good working knowledge in general scripting (Perl, Python, Make ...)Customer methodology/flow ask and complaints. Should be able to take up infra cleanup. Some good examples of infra...
-
ASIC RTL Design Engineer
6 days ago
Delhi, India Cyient Full timeDear CandidateWe, Cyient is hiring for ASIC RTL Design Engineer (Offshore-Onshore Model based Global Product Solution) Position.Base Location: BangaloreExperience Range: 3-5 YearsJob Description:Good understanding of Verilog and design conceptsHands on experience in RTL coding and verificationGood debugging skillsScripting experience is a plusHands on...
-
ASIC RTL Design Engineer
7 days ago
delhi, India Cyient Full timeDear Candidate We, Cyient is hiring for ASIC RTL Design Engineer (Offshore-Onshore Model based Global Product Solution) Position. Base Location: Bangalore Experience Range: 3-5 Years Job Description: Good understanding of Verilog and design concepts Hands on experience in RTL coding and verification Good debugging skills Scripting experience is a...
-
CPU Micro-architect and RTL Design
1 month ago
Delhi, India Mulya Technologies Full timeCPU Micro-architect and RTL DesignLocation: BangaloreMore about us:We are a well-known as a microprocessor pioneer, having led the way in RISC-based computing to enable faster and more power efficient semiconductors for a wide range of applications from consumer electronics to networking and communications. More than 30 years after the introduction of the...
-
ASIC RTL Design Engineer
7 days ago
delhi, India Cyient Full timeDear CandidateWe, Cyient is hiring for ASIC RTL Design Engineer (Offshore-Onshore Model based Global Product Solution) Position.Base Location: BangaloreExperience Range: 3-5 YearsJob Description:Good understanding of Verilog and design conceptsHands on experience in RTL coding and verificationGood debugging skillsScripting experience is a plusHands on...
-
Principal SoC
7 days ago
delhi, India Mulya Technologies Full timeFounded by highly respected Silicon Valley veterans - with its design centers established in Santa Clara, California. / Hyderabad A US based well-funded product-based startup looking for Highly talented ASIC / RTL / Logic Design Engineers for the following roles. Responsibilities Principal / Senior Staff SoC/Chiplet RTL Integration Designer Responsibilities...
-
Principal SoC
6 days ago
Delhi, India Mulya Technologies Full timeFounded by highly respected Silicon Valley veterans - with its design centers established in Santa Clara, California. / HyderabadA US based well-funded product-based startup looking for Highly talented ASIC / RTL / Logic Design Engineers for the following roles.ResponsibilitiesPrincipal / Senior Staff SoC/Chiplet RTL Integration DesignerResponsibilities...
-
Principal SoC
7 days ago
delhi, India Mulya Technologies Full timeFounded by highly respected Silicon Valley veterans - with its design centers established in Santa Clara, California. / HyderabadA US based well-funded product-based startup looking for Highly talented ASIC / RTL / Logic Design Engineers for the following roles.ResponsibilitiesPrincipal / Senior Staff SoC/Chiplet RTL Integration DesignerResponsibilities...
-
Senior SoC Design Engineer
2 weeks ago
Delhi, Delhi, India Mulya Technologies Full timeAbout the RoleWe are seeking an experienced RTL Integration Specialist to join our team as a Senior SoC Design Engineer. The ideal candidate will have a strong background in RTL design and integration for complex SoC designs, preferably in the semiconductor or electronics industry.Key ResponsibilitiesCollaborate with SoC architects and IP providers to define...
-
RTL Design Engineer
6 days ago
delhi, India Texas Instruments Full timeWhat will you be doing in this role? (Responsibilities)Micro-architecture developmentRTL Design/CodingQuality checks of the implemented RTL for LINT, CDC and DFT rules and clear documentation of exceptions and waivers.Synthesis and timing closureProvide support to SoC Integration, constraint development and timing closure.Contribute and drive quality/cycle...
-
Principal SoC
4 weeks ago
Delhi, India Mulya Technologies Full timeFounded by highly respected Silicon Valley veterans - with its design centers established in Santa Clara, California. / HyderabadPrincipal / Senior Staff SoC/Chiplet RTL Integration DesignerResponsibilities include:Collaborate with SoC/System architects and IP providers to define the RTL (Register Transfer Level) integration strategy for complex...
RTL Design Lead
2 months ago
RTL Design Lead
Location: Bangalore
Our main business focuses on automotive microcontrollers and SoCs. The solutions cover a wide range, such as Edge-ECU to ADAS applications, dedicated to creating a comprehensive solution for automotive chips.
We . will continue to integrate the latest electronic and electrical architecture (E/EA) designs from automakers, realize the demands of the next-generation software-defined vehicle, and apply a chip design-oriented, human-centric service-oriented architecture (SOA) to the automotive field. This approach aims to meet the diverse needs of users and provide consumers with a new user experience.
As an RTL design lead, you will play a key role in the design and development of complex ASICs and System-on-Chip architectures for various electronic devices. You will be responsible for RTL design, establishing good design practices, translating micro-architecture to efficient RTL, optimizing performance, power efficiency, and area constraints while ensuring compatibility with system-level requirements. You will also need to define and validate analog-digital interfaces.
Responsibilities:
Work with architecture and physical design teams to code power/area/performance optimized RTL.
Participate in verification at block and chip level
Run Lint, CDC/RDC, LEC checks
Develop block and chip level constraints and run synthesis
Qualifications:
Bachelor's, Master's, or Ph.D. degree in Electrical Engineering with 12-15 years of industry experience
Proficiency in hardware description languages (Verilog, VHDL) and microarchitecture modeling tools (SystemVerilog, SystemC).
Experience with SoC design methodologies, including RTL design, synthesis, timing analysis.
Ability to self-verify RTL blocks/top level before handing off to the DV team is necessary.
Exposure to Analog digital interfaces and physical layer development for standards like ehternet, USB3, MIPI is highly preferred.
Exposure to STA, DFT and physical design is highly preferred.
Excellent communication and teamwork skills. Should be a self-starter and a highly motivated individual contributor.
Contact:
Uday
Mulya Technologies
muday_bhaskar@yahoo.com
"Mining The Knowledge Community"
