
Soc Sta/timing Engineer
1 week ago
Company Qualcomm India Private Limited Job Area Engineering Group Engineering Group Hardware Engineering General Summary As a leading technology innovator Qualcomm pushes the boundaries of what s possible to enable next-generation experiences and drives digital transformation to help create a smarter connected future for all As a Qualcomm Hardware Engineer you will plan design optimize verify and test electronic systems bring-up yield circuits mechanical systems Digital Analog RF optical systems equipment and packaging test systems FPGA and or DSP systems that launch cutting-edge world class products Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements Minimum Qualifications o Bachelor s degree in Computer Science Electrical Electronics Engineering Engineering or related field and 6 years of Hardware Engineering or related work experience OR Master s degree in Computer Science Electrical Electronics Engineering Engineering or related field and 5 years of Hardware Engineering or related work experience OR PhD in Computer Science Electrical Electronics Engineering Engineering or related field and 4 years of Hardware Engineering or related work experience Experience Required 8 Years A must Strong expertise in STA timing analysis basics AOCV POCV concepts CTS defining and managing timing constraints Latch transparency handling 0-cycle multi-cycle path handling Hands-on experience with STA tools - Prime-time Tempus Have experience in driving timing convergence at Chip-level and Hard-Macro level In-depth knowledge cross-talk noise Signal Integrity Layout Parasitic Extraction feed through handling Knowledge of ASIC back-end design flows and methods and tools ICC2 Innovus Knowledge of Spice simulation Hspice FineSim Monte Carlo Silicon to spice model correlation Proficient is scripting languages - TCL Perl Awk Basic knowledge of device phy STA setup convergence reviews and signoff for multi-mode multi-voltage domain designs Qualcomm Hexagon DSP IP s Timing analysis validation and debug across multiple PVT conditions using PT Tempus Run Primetime and or Tempus for STA flow optimization and Spice to STA correlation Evaluate multiple timing methodologies tools on different designs and technology nodes Work on automation scripts within STA PD tools for methodology development Good Technical writing and Communication skills should be willing to work in cross-collaborative environment Experience in design automation using TCL Perl Python Familiar with digital flow design implementation RTL to GDS ICC Innovous PT Tempus Familiar with process technology enablement Circuit simulations using Hspice FineSim Monte Carlo Applicants Qualcomm is an equal opportunity employer If you are an individual with a disability and need an accommodation during the application hiring process rest assured that Qualcomm is committed to providing an accessible process You may e-mail or call Qualcomm s toll-free number found Upon request Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process Qualcomm is also committed to making our workplace accessible for individuals with disabilities Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities We will not respond here to requests for updates on applications or resume inquiries Qualcomm expects its employees to abide by all applicable policies and procedures including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and or proprietary information to the extent those requirements are permissible under applicable law To all Staffing and Recruiting Agencies Our Careers Site is only for individuals seeking a job at Qualcomm Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles applications or resumes and any such submissions will be considered unsolicited Qualcomm does not accept unsolicited resumes or applications from agencies Please do not forward resumes to our jobs alias Qualcomm employees or any other company location Qualcomm is not responsible for any fees related to unsolicited resumes applications If you would like more information about this role please contact
-
STA(Static Timing Analysis) Engineer
2 weeks ago
Bangalore, India Capgemini Engineering Full timeExperience : 5+years Location : Bangalore Job Description: As an STA Engineer, you will be responsible for timing closure and verification of complex ASIC or SoC designs. You will work closely with cross-functional teams including physical design, logic design, and architecture to ensure timing requirements are met across various design stages and process...
-
STA(Static Timing Analysis) Engineer
2 weeks ago
bangalore, India Capgemini Engineering Full timeExperience: 5+yearsLocation: BangaloreJob Description:As an STA Engineer, you will be responsible for timing closure and verification of complex ASIC or SoC designs. You will work closely with cross-functional teams including physical design, logic design, and architecture to ensure timing requirements are met across various design stages and process...
-
Static Timing Analysis
2 weeks ago
Bangalore, India LeadSoc Technologies Pvt Ltd Full timeStatic Timing Analysis (STA) Engineer Job Summary The Static Timing Analysis (STA) Engineer will own the timing sign-off and closure for complex integrated circuits (ICs) and/or System-on-Chips (SoCs). This role involves defining and validating timing constraints, performing multi-mode multi-corner (MMMC) timing analysis, and collaborating with design and...
-
Static Timing Analysis
2 weeks ago
Bangalore, India LeadSoc Technologies Pvt Ltd Full timeStatic Timing Analysis (STA) Engineer Job Summary The Static Timing Analysis (STA) Engineer will own the timing sign-off and closure for complex integrated circuits (ICs) and/or System-on-Chips (SoCs). This role involves defining and validating timing constraints, performing multi-mode multi-corner (MMMC) timing analysis, and collaborating with...
-
Static Timing Analysis
3 days ago
bangalore, India LeadSoc Technologies Pvt Ltd Full timeStatic Timing Analysis (STA) Engineer Job DescriptionJob SummaryThe Static Timing Analysis (STA) Engineer will own the timing sign-off and closure for complex integrated circuits (ICs) and/or System-on-Chips (SoCs). This role involves defining and validating timing constraints, performing multi-mode multi-corner (MMMC) timing analysis, and collaborating with...
-
Static Timing Analysis
2 weeks ago
Bengaluru, Karnataka, India, Karnataka LeadSoc Technologies Pvt Ltd Full timeStatic Timing Analysis (STA) EngineerJob Summary The Static Timing Analysis (STA) Engineer will own the timing sign-off and closure for complex integrated circuits (ICs) and/or System-on-Chips (SoCs). This role involves defining and validating timing constraints, performing multi-mode multi-corner (MMMC) timing analysis, and collaborating with design and...
-
Apply in 3 Minutes! Dft Sr Engineer
15 hours ago
Bangalore, Karnataka, India Advanced Micro Devices Full timeWHAT YOU DO AT AMD CHANGES EVERYTHING At AMD our mission is to build great products that accelerate next-generation computing experiences from AI and data centers to PCs gaming and embedded systems Grounded in a culture of innovation and collaboration we believe real progress comes from bold ideas human ingenuity and a shared passion to create something...
-
STA(Static Timing Analysis) Engineer
2 weeks ago
Bengaluru, Karnataka, India, Karnataka Capgemini Engineering Full timeExperience: 5+yearsLocation: BangaloreJob Description:As an STA Engineer, you will be responsible for timing closure and verification of complex ASIC or SoC designs. You will work closely with cross-functional teams including physical design, logic design, and architecture to ensure timing requirements are met across various design stages and process...
-
Senior/Staff STA Engineer
6 days ago
bangalore, India Tenstorrent Full timeTenstorrent is looking for a skilled and detail-oriented Static Timing Analysis (STA) Engineer to help us deliver first-pass silicon success for our cutting-edge AI and RISC-V SoCs. Engineers with a strong foundation in Static Timing Analysis (STA) and timing constraints . In this role, you’ll lead timing closure efforts across block and full-chip levels,...
-
Static Timing Analysis Sta
7 days ago
AECS Layout, Bengaluru, Karnataka, India Tech Mahindra Full time**Description**: **PreLayout STA (Constraints generation and validation)** **PostLayout STA (Timing Closure)** **very good in TCL Scripting.** **Job description**: Full chip and block level timing closure ownership throughout the entire project cycle (RTL, synthesis, and physical implementation). Develop and maintain methodology and flows related to...