Apply in 3 Minutes Dft Sr Engineer
3 weeks ago
WHAT YOU DO AT AMD CHANGES EVERYTHING At AMD our mission is to build great products that accelerate next-generation computing experiences from AI and data centers to PCs gaming and embedded systems Grounded in a culture of innovation and collaboration we believe real progress comes from bold ideas human ingenuity and a shared passion to create something extraordinary When you join AMD you ll discover the real differentiator is our culture We push the limits of innovation to solve the world s most important challenges striving for execution excellence while being direct humble collaborative and inclusive of diverse perspectives Join us as we shape the future of AI and beyond Together we advance your career SENIOR SILICON DESIGN ENGINEER MTS The Role As a key member of the S3 SoC DFT Team the successful candidate will play a significant role in ensuring the quality of next generation AMD SoCs through structural DFT Automatic Test Pattern Generation ATPG and Memory Built-In Self-Test MBIST techniques Key Responsibilities Develop full chip DFT Synthesis and DFT STA constraints STA constraint development of DFT modes ScanShift Atspeed MBIST Set up DFT timing constraints defining the overall SOC Test STA methodology Working with the Design team to clean-up all the DFT related constraint issues Closely work with physical design team to generate and validate timing constraints Developing improving and maintaining automation scripts as necessary Preferred Experience Experience in DFT architecture for complex chips Exposure to Static timing analysis Timing closure is required Proven experience in DFT constraints handling Block and Top-level test mode Static timing analysis STA Experience in SOC timing closure in DFT modes and sign-off Experience with RTL quality check tools methodologies such as Spyglass CDC Lint is required Excellent hands-on debug skills and scripting skills are critical Qualification B E B Tech M E M Tech in Electrical Electronics Engineering with 8 to 10 years of DFT Experience LI-RR1 L -Hybrid Benefits offered are described AMD does not accept unsolicited resumes from headhunters recruitment agencies or fee-based recruitment services AMD and its subsidiaries are equal opportunity inclusive employers and will consider all applicants without regard to age ancestry color marital status medical condition mental or physical disability national origin race religion political and or third-party affiliation sex pregnancy sexual orientation gender identity military or veteran status or any other characteristic protected by law We encourage applications from all qualified candidates and will accommodate applicants needs under the respective laws throughout all stages of the recruitment and selection process
-
DFT Engineer
1 week ago
Bangalore, India Canvendor Full time: DFT Engineer (3+ Years Experience) Bangalore Immediate Joiners Preferred Location: Bangalore, India Experience: 3-8 Years Notice period: Immediate to 30days Mandatory: DFT, ATPG, Scan Insertion, EDA Tools : - DFT Fundamentals including JTAG, Scan, ATPG, IEEE 1687 iJTAG, EDT Architecture - Scan Insertion using Fusion Compiler or other EDA tools - ATPG...
-
DFT Engineer
2 weeks ago
Bangalore, India ACL Digital Full timeDFT Engineer Location : Bangalore Notice Period: 30 days Job Description: We are looking for a skilled DFT Engineer with 3–5 years of experience in ASIC design and verification with a strong focus on Design-for-Test methodologies. You will be responsible for implementing and verifying DFT architectures to ensure high test coverage and manufacturability....
-
DFT Engineer
6 days ago
bangalore, India Canvendor Full time#Urgent_Opening_for_Canvendor#Hiring: DFT Engineer (3+ Years Experience) |Bangalore| Immediate Joiners PreferredLocation: Bangalore, IndiaExperience: 3-8 YearsNotice period: Immediate to 30daysMandatory: DFT, ATPG, Scan Insertion, EDA Tools#Key_Requirements:DFT Fundamentals including JTAG, Scan, ATPG, IEEE 1687 iJTAG, EDT ArchitectureScan Insertion using...
-
DFT Engineer
2 weeks ago
bangalore district, India Canvendor Full time#Hiring : DFT Engineer (3+ Years Experience) |Bangalore| Immediate Joiners Preferred Location: Bangalore, India Experience: 3-8 Years Notice period: Immediate to 30days Mandatory: DFT, ATPG, Scan Insertion, EDA Tools DFT Fundamentals including JTAG, Scan, ATPG, IEEE 1687 iJTAG, EDT Architecture Scan Insertion using Fusion Compiler or other EDA tools ATPG...
-
Lead DFT
6 days ago
bangalore, India Angel and Genie Full timeRole: DFT LeadExperience:10+ yearsLocation: BangaloreSalary: Can be discussedJob DescriptionWe are looking for an energetic, passionate and process oriented DFT Leads who has extensive experience in planning, implementation and verification of DFT features for multiple SoC.Direct Responsibilities of the role, but not limited to,working on various aspects of...
-
Lead DFT
5 days ago
Bangalore, India Angel and Genie Full timeRole: DFT Lead Experience:10+ years Location: Bangalore Salary: Can be discussed Job Description We are looking for an energetic, passionate and process oriented DFT Leads who has extensive experience in planning, implementation and verification of DFT features for multiple SoC. Direct Responsibilities of the role, but not limited to, working on various...
-
DFT Engineer
18 hours ago
Bangalore, India Hays Full timeWe are looking DFT engineer with 5+ years of experience for one of our semicon manufacture client. This is contract to hire opportunity. If you are interested pls share your resume to with below details Notice period; CCTC; ECTC; Current location; Available for F2F interview in Bangalore (Final) ; Job Description DFT Tools flow: Mentor Tessent...
-
Senior DFT Engineer and Lead DFT
5 days ago
bangalore, India Capgemini Engineering Full timeRole: DFT Engineer Experience: 4 to 12 Years Location: Bengaluru Job Description: Will be responsible for Designing and Implementing DFT techniques. Should hava a good understanding of Memory BIST/Scan /OnChip Compression/At-speed Scan/Test-clocking/Boundary Scan/Analog Testing/Pin-muxing/LogicBIST on complex SOCs to improve testability. Test Modes...
-
Senior DFT Engineer and Lead DFT
6 days ago
bangalore, India Capgemini Engineering Full timeRole: DFT Engineer Experience: 4 to 12 Years Location: Bengaluru Job Description: Will be responsible for Designing and Implementing DFT techniques. Should hava a good understanding of Memory BIST/Scan /OnChip Compression/At-speed Scan/Test-clocking/Boundary Scan/Analog Testing/Pin-muxing/LogicBIST on complex SOCs to improve testability. Test Modes...
-
Senior DFT Engineer and Lead DFT
6 days ago
bangalore, India Capgemini Engineering Full timeRole: DFT EngineerExperience: 4 to 12 YearsLocation: BengaluruJob Description:Will be responsible for Designing and Implementing DFT techniques.Should hava a good understanding of Memory BIST/Scan /OnChip Compression/At-speed Scan/Test-clocking/Boundary Scan/Analog Testing/Pin-muxing/LogicBIST on complex SOCs to improve testability.Test Modes implementation...