Sram memory compiler development project lead

1 week ago


Delhi, India UST Malaysia Full time

UST is looking for an experienced and hands-on Project Lead to drive Memory Compiler Development. The ideal candidate will have 8+ years of expertise in full custom memory design, including architecture, layout, characterization, and verification at the compiler level. This leadership role requires strong technical depth and the ability to manage cross-functional teams, project plans, risk mitigation, and quality assurance in a fast-paced environment.Work location: Remote/onsite from Vietnam/Singapore/MalaysiaKey Responsibilities:- Lead end-to-end SRAM memory compiler development, including:- Full custom memory architecture design- Layout design, netlisting, and characterization- Compiler-level (not just instance-level) verification of both design and layout- Define, maintain, and track:- Execution Plans and project schedules- Design Quality Plans (DQP)- Design Failure Mode and Effects Analysis (DFMEA)- Risk identification, tracking, and mitigation strategies- Project health reports for stakeholders- Collaborate with design, layout, verification, and test teams across multiple geographies- Drive technical reviews, sign-offs, and ensure high-quality deliverables- Mentor junior team members and foster a high-performance cultureRequired Qualifications:- 8+ years of hands-on experience in:- Full custom memory design and compiler architecture- SRAM design at compiler level- Layout development and custom netlisters- Memory characterization tools and flows- Comprehensive design and layout verification- Deep understanding of EDA tools for layout, simulation, and verification (Cadence, Synopsys, etc.)- Strong understanding of design quality methodologies, DFMEA, and ISO/IEC standards- Proven ability to lead multi-disciplinary teams and complex projects- Excellent communication, documentation, and reporting skillsPreferred Qualifications:- Experience in low-power memory designs and advanced process nodes (7nm, 5nm, etc.)- Familiarity with silicon validation and test strategies- Exposure to compiler automation and flow optimizationHow to Apply:If you're ready to take the lead in cutting-edge memory compiler development, connect with us todayWhats App: Email:



  • Delhi, India UST Malaysia Full time

    UST is looking for an experienced and hands-on Project Lead to drive Memory Compiler Development. The ideal candidate will have 8+ years of expertise in full custom memory design, including architecture, layout, characterization, and verification at the compiler level. This leadership role requires strong technical depth and the ability to manage...


  • Delhi, India UST Malaysia Full time

    UST is looking for an experienced and hands-on Project Lead to drive Memory Compiler Development. The ideal candidate will have 8+ years of expertise in full custom memory design, including architecture, layout, characterization, and verification at the compiler level. This leadership role requires strong technical depth and the ability to manage...


  • Delhi, India UST Malaysia Full time

    UST is looking for an experienced and hands-on Project Lead to drive Memory Compiler Development. The ideal candidate will have 8+ years of expertise in full custom memory design, including architecture, layout, characterization, and verification at the compiler level. This leadership role requires strong technical depth and the ability to manage...


  • New Delhi, India UST Malaysia Full time

    UST is looking for an experienced and hands-on Project Lead to drive Memory Compiler Development. The ideal candidate will have 8+ years of expertise in full custom memory design, including architecture, layout, characterization, and verification at the compiler level. This leadership role requires strong technical depth and the ability to manage...


  • Delhi, India UST Malaysia Full time

    UST is looking for an experienced and hands-on Project Lead to drive Memory Compiler Development. The ideal candidate will have 8+ years of expertise in full custom memory design, including architecture, layout, characterization, and verification at the compiler level. This leadership role requires strong technical depth and the ability to manage...


  • New Delhi, India ACL Digital Full time

    Job Title: Lead Memory Design EngineerExperience: 6+ YearsLocation: BangaloreEmployment Type: Full-timeIndustry: Semiconductors / VLSI / Memory IP / SoCJob Summary:We are looking for an experienced and highly motivated Lead Memory Design Engineer to drive the architecture, design, and development of advanced memory IPs such as SRAMs, ROMs, CAMs, and Register...


  • New Delhi, India ACL Digital Full time

    Job Title: Memory Design EngineerExperience Required: 2+ YearsLocation: BangaloreJob Type: Full-timeIndustry: Semiconductors / VLSI / Memory IPJob Summary:We are seeking a skilled Memory Design Engineer to join our advanced memory IP development team. The candidate will be responsible for architecting, designing, and validating high-performance and low-power...


  • New Delhi, India ACL Digital Full time

    Job Title:Memory Design Engineer Experience Required:2+ Years Location:Bangalore Job Type:Full-time Industry:Semiconductors / VLSI / Memory IP Job Summary: We are seeking a skilledMemory Design Engineerto join our advanced memory IP development team. The candidate will be responsible for architecting, designing, and validating high-performance and low-power...


  • New Delhi, India ACL Digital Full time

    Job Title: Memory Layout EngineerExperience: 3+yrsLocation: BangaloreJob Type: Full-timeIndustry: Semiconductors / VLSI / Memory DesignJob Summary:We are looking for a Memory Layout Engineer with strong expertise in physical layout design of memory components such as SRAM, ROM, Register Files, or custom memory IPs. The candidate will be responsible for...


  • New Delhi, India ACL Digital Full time

    Job Title:Memory Layout Engineer Experience:3+yrs Location:Bangalore Job Type:Full-time Industry:Semiconductors / VLSI / Memory Design Job Summary: We are looking for aMemory Layout Engineerwith strong expertise in physical layout design of memory components such as SRAM, ROM, Register Files, or custom memory IPs. The candidate will be responsible for...