Asic Physical Design Lead
4 days ago
As ASIC Physical Design Lead you will be leading the design of IP/SoC in advanced process technologies, serving global Semiconductor product MNC clients. Job Summary: We are looking for an ASIC Physical Design Lead with extensive experience in timing closure and full-chip physical design. The candidate should be adept at interacting with the packaging team and managing tasks such as pads log, bump placement, and RDL routing. Key Responsibilities: Lead the physical design of complex ASIC projects from Netlist to GDSII. Perform timing closure tasks including synthesis, place and route, and static timing analysis. Oversee full-chip physical design processes, including floor planning, power grid design, clock tree synthesis, and signal integrity analysis. Collaborate with the packaging team to ensure seamless integration of the chip design with the package, including pads log management , bump placement , and RDL routing . Mentor junior engineers and guide them on physical design methodologies. Drive innovation and efficiency in physical design workflows. Qualifications: Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or a related field. Minimum of 10 years of experience in ASIC physical design. Expertise in industry-standard EDA tools for physical design and verification. Strong understanding of timing closure techniques and challenges. Experience with full-chip design and familiarity with multi-voltage and multi-clock domain designs. Excellent problem-solving and analytical skills. Strong communication and leadership abilities.
-
ASIC Physical Design Engineer
2 weeks ago
Hyderabad, Telangana, India KriSemi Design Technologies LLC Full time ₹ 6,00,000 - ₹ 12,00,000 per yearCompany DescriptionKriSemi Design Technologies LLC is a leading service provider to semiconductor and EDA companies, specializing in Physical Design, Physical Verification, Analog and Mixed Signal Design, and Embedded Systems. Our passionate and dedicated professionals have deep insight into VLSI challenges and focus on trending technologies with a vision...
-
Asic Physical Design Engr, Ii
2 days ago
Hyderabad, India Synopsys Full time45701BR - INDIA - Hyderabad **Job Description and Requirements** **ASIC Physical Design Engr, II** **Job Description and Requirements** **Responsibilities**: - Oversees definition, design, verification, and documentation for ASIC development. Establishes architecture design, logic design, and system simulation. Defines module interfaces/formats for...
-
Physical Design Lead Engineer
5 days ago
Hyderabad, Telangana, India MosChip Full time ₹ 20,00,000 - ₹ 25,00,000 per yearRole Description:This is a full-time on-site role for a Senior Lead Physical Design Engineer based in Hyderabad. The Senior Physical Design Engineer will be responsible for tasks related to physical design, physical verification, logic design, circuit design, and RTL design in the development of silicon products.Qualifications:He/She should be able to do...
-
Physical Design
1 week ago
Hyderabad, Telangana, India Adiz Digitech Private Limited Full time ₹ 31,12,656 - ₹ 25,53,57,697 per year7+ years of experience in ASIC/SoC Physical Design and STA implementation. Prior experience in handling complex hierarchical designs and leading block-level or top-level integration.Required Skills & Tools:Strong expertise in ASIC Physical Design flow (Synthesis to GDSII).Hands-on experience with EDA tools such as:Synopsys: Design Compiler, ICC2,...
-
Physical Design Engineer, Lead
1 week ago
Hyderabad, Telangana, India Qualcomm Full time ₹ 12,00,000 - ₹ 36,00,000 per year*Job Area:*Engineering Group, Engineering Group > Hardware EngineeringGeneral Summary:As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all. As a Qualcomm Hardware Engineer, you will plan, design, optimize,...
-
Physical Design Manager
4 weeks ago
Hyderabad, India Mulya Technologies Full timeHyderabad About Us We are a technology consulting company delivering best-in class Chip Design Services. Founded in 2008, we partner with top semiconductor companies in building a connected, safer tomorrow. Chip Design Services Analog IP Design Foundation - OpAmp, Bandgap IOs - GPIO, I2C, LVDS Clocking - PLL Power - LDO SoC Design RTL Design,...
-
Lead Design Engineer
3 weeks ago
Hyderabad, India Cadence Design Systems, Inc. Full timeAt Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Development, automation and maintenance of EDA flows and scripts for physical implementation Develop TFM to optimize PPA for IP’s and Soft Controllers PPA characterization and optimization of flow for performance-oriented and power-oriented...
-
Junior ASIC Engineer
2 weeks ago
Hyderabad, Telangana, India Acesoft Labs Full time ₹ 9,00,000 - ₹ 12,00,000 per yearJob Title: ASIC Engineer (Entry to Mid-Level)Job Description:We are seeking motivated ASIC Engineers to join our dynamic team. This role encompasses a range of responsibilities from foundational verification to physical design and synthesis. The ideal candidate will have a solid understanding of Verilog and SystemVerilog, with a keen interest in expanding...
-
Physical Design
1 week ago
Hyderabad, Telangana, India Adiz Digitech Full time ₹ 9,00,000 - ₹ 12,00,000 per yearExperience in ASIC/SoC Physical Design & STA implementation (Synthesis to GDSII). EDA tools - Synopsys: Design Compiler, ICC2, PrimeTime. Cadence: Innovus, Tempus, TCL, Perl, Python, ShellSTA concepts — setup/hold analysis, OCV/AOCV, SI, & Crosstalk
-
Physical Design Engineer
1 week ago
Hyderabad, India MosChip® Full timeEducation Requirements B. Tech / M. Tech (ECE) Experience 3 to 13 Years Job Location Hyderabad Shift General (No WFH) Work Week Monday to Friday He/She should be able to do top-level floor planning, PG Planning, partitioning,placement, scan-chain-reordering, clock tree synthesis, timing optimization, SI aware routing, timing analysis/closure and ECO tasks...