Physical Design Engineer, Lead
2 days ago
*Job Area:*
Engineering Group, Engineering Group > Hardware Engineering
General Summary:
As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all. As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems, Digital/Analog/RF/optical systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products. Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements.
Minimum Qualifications:
Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.
OR
Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.
OR
PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 1+ year of Hardware Engineering or related work experience.
We are looking for bright ASIC design engineers with excellent analytical and technical skills. This is an excellent opportunity to be part of a fast paced team responsible for delivering Snapdragon CPU design, flows for high performance SoCs in sub-10nm process for Mobile, Compute and IOT market space.
Participate on a project involved in the development of ASICs, with emphasis in Place and Route Implementation, Timing Closure, Low Power, Power Analysis and Physical Verification.
Create design of experiments and do detailed PPA comparison analysis to improve quality of results, tuning recipes and setting course for the projects going forward
Work closely with RTL design, Synthesis, low power, Thermal, Power analysis and Power estimation teams to optimize Performance, Power and Area(PPA)
Tabulate metrics results for analysis comparison
Develop Place & Route recipes for optimal PPA
Minimum Qualifications
7+ years of High Performance core Place & Route and ASIC design Implementation work experience
Preferred Qualifications
Extensive experience in Place & Route with FC or Innovus is an absolute must
Complete ASIC flow with low power, performance and area optimization techniques
Experience with STA using Primetime and/or Tempus is required
Proficient in constraint generation and validation
Experience of multiple power domain implementation with complex UPF/CPF definition required
Formal verification experience (Formality/Conformal)
Perl/Tcl, Python, C++ skills are needed
Strong problem solving and ASIC development/debugging skills
Experience with CPU micro-architecture and their critical path
Low power implementation techniques experience
High speed CPU implementation
Clock Tree Implementation Techniques for High Speed Design Implementation are required
Exposure to Constraint management tool and Verilog coding experience
-
Leading ASIC Physical Design Consultant
2 weeks ago
Hyderabad, Telangana, India beBeeDesign Full time ₹ 2,00,00,000 - ₹ 2,50,00,000Lead ASIC Physical Design ExpertWe are seeking a seasoned Lead ASIC Physical Design expert to join our team. In this pivotal role, you will be responsible for leading the design of complex IP/SoC in advanced process technologies, catering to global semiconductor clients.Key Responsibilities:Oversee the physical design of complex ASIC projects from Netlist to...
-
Senior Physical Design Lead
2 weeks ago
Hyderabad, Telangana, India beBeePhysicalDesignLead Full time ₹ 1,50,00,000 - ₹ 2,50,00,000Job Role:We are seeking a seasoned expert in physical design to assume a leadership position within our organization.Key Responsibilities:Create detailed physical designs from RTL/Netlist to GDSII, ensuring seamless integration and optimal performance.Ensure the successful completion of physical, timing & power signoff at the block level.Develop and...
-
Physical Design Engineer
3 weeks ago
Hyderabad, Telangana, India ACL Digital Full timeSenior / Lead Physical Design Engineer - EMIR Job Description: Good understanding of IR/Power-Domain-Network signoff at SOC & block level. Experience in RHSC tool. Good at scripting – python. Must have knowledge of Physical Implementation (Synthesis and Place & Route). Effective communication. Strong analytical and problem solving abilities. EMIR signoff...
-
Lead Physical design Engineer
2 days ago
Hyderabad, Telangana, India AMD Full time ₹ 20,00,000 - ₹ 25,00,000 per yearWHAT YOU DO AT AMD CHANGES EVERYTHINGWe care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences - the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our...
-
Senior Physical Design Engineer
4 weeks ago
Hyderabad, Telangana, India ACL Digital Full timeTechnical Requirements- Excellent problem-solving, leadership, and communication skills. Ability to work in a fast-paced environment and lead a cross-functional team.- In-depth knowledge of floor planning, power planning, PNR and signoff checks- Strong experience in static timing analysis (STA), timing closure, and signal integrity.- Expertise in power...
-
Senior Physical Design Engineer
3 weeks ago
Hyderabad, Telangana, India ACL Digital Full timePhysical Design Engineer - Senior / Lead Job Description: Strong background in digital IC design, including floorplanning, placement, routing, clock tree synthesis, and optimization. Tools Expertise: Proficient in Innovus, ICC2, and Fusion Compiler for place and route, timing closure, and physical design sign-off. Physical Design: Experience in...
-
Senior Physical Design Engineer
3 weeks ago
Hyderabad, Telangana, India ACL Digital Full timeTechnical Requirements Excellent problem-solving, leadership, and communication skills. Ability to work in a fast-paced environment and lead a cross-functional team. In-depth knowledge of floor planning, power planning, PNR and signoff checks Strong experience in static timing analysis (STA), timing closure, and signal integrity. Expertise in power...
-
SoC Physical Design Expert
2 weeks ago
Hyderabad, Telangana, India beBeePhysical Full time ₹ 4,50,000 - ₹ 6,15,000We are seeking a highly skilled Physical Design Engineer to join our team in the development of cutting-edge System-on-Chip (SoC) designs.As a key member of our engineering team, you will be responsible for designing and implementing complex SoC physical design solutions using industry-leading tools and technologies.Responsibilities:PnR tool expertise in...
-
Senior Physical Design Lead Engineer
2 weeks ago
Hyderabad, Telangana, India Mulya Technologies Full timeLarge Semiconductor Service Organization with revenue over 600 Million USDLocation: BangaloreJob Title : PNR LeadExperience : 8+ YearsWork location : BangaloreJob Description:Technical Skills: Should be able to handle Full chip Pn R (timing/congestion/CTS issues), understanding of IO ring, package support, multi voltage design Deep understanding of the...
-
Senior Physical Design Engineer
2 weeks ago
Hyderabad, Telangana, India MosChip® Full timeResponsibilities: Top-level floor planning, PG Planning, partitioning, placement, scan-chain-reordering, clock tree synthesis, timing optimization, SI aware routing, timing analysis/closure, and ECO tasks (timing and functional ECOs), SI closure, design rule checks (DRC), and Logical vs. Schematic (LVS) checks, Antenna checks. Worked on 65nm or lower node...