STA(Static Timing Analysis) Engineer

3 weeks ago

Bengaluru, Karnataka, India Capgemini Engineering Full time

Experience: 5+years

Location: Bangalore

Job Description:

As an STA Engineer, you will be responsible for timing closure and verification of complex ASIC or SoC designs. You will work closely with cross-functional teams including physical design, logic design, and architecture to ensure timing requirements are met across various design stages and process corners.

Key Responsibilities:

  • Own full-chip and block-level timing closure across RTL, synthesis, and physical implementation stages.
  • Develop and validate timing constraints (SDC) for blocks, partitions, and full-chip designs.
  • Perform timing analysis using industry-standard tools (e.g., PrimeTime, Tempus).
  • Collaborate with design and architecture teams to define timing requirements and resolve timing violations.
  • Analyze timing scenarios, margins, and corner cases.
  • Integrate third-party IPs and derive timing signoff requirements.
  • Optimize timing paths and reduce signoff corners by merging modes.
  • Automate STA flows using scripting languages.
  • Support test mode timing closure (e.g., scan shift, scan capture, BIST).

Primary Skills:

  • Static Timing Analysis (STA): Deep expertise in STA tools like Synopsys PrimeTime, Cadence Tempus.
  • Timing Constraints Development: Proficient in writing and validating SDC constraints.
  • Scripting Languages: Strong skills in TCL, Perl, Python for automation.
  • ASIC/SoC Design Knowledge: Understanding of synthesis, physical design, and backend flows.
  • Corner and Mode Analysis: Experience with timing corners, process variations, and signal integrity.
  • Constraint Debugging: Familiarity with tools like Synopsys GCA (Galaxy Constraint Analyzer).

Secondary Skills:

  • Tool Proficiency: Experience with tools like Genus, Timevision, Fishtail, Tweaker.
  • Low-Power Design: Knowledge of UPF, multi-voltage domains, and power gating.
  • Custom IP Integration: Handling of PLLs, SerDes, ADC/DAC, GPIO, HSIO.
  • Communication & Collaboration: Strong interpersonal skills for cross-functional teamwork.
  • Mentorship: Ability to guide and mentor junior engineers.
  • Process Node Experience: Familiarity with advanced nodes (3nm, 5nm, 7nm, FinFET).

  • STA(Static Timing Analysis) Engineer

    2 weeks ago

    Bengaluru, Karnataka, India Capgemini Engineering Full time

    Job DescriptionExperience: 5+yearsLocation: BangaloreJob Description:As an STA Engineer, you will be responsible for timing closure and verification of complex ASIC or SoC designs. You will work closely with cross-functional teams including physical design, logic design, and architecture to ensure timing requirements are met across various design stages and...

  • STA(Static Timing Analysis) Engineer

    2 weeks ago

    Bengaluru, Karnataka, India Capgemini Engineering Full time

    Experience: 5+yearsLocation: BangaloreJob Description:As an STA Engineer, you will be responsible for timing closure and verification of complex ASIC or SoC designs. You will work closely with cross-functional teams including physical design, logic design, and architecture to ensure timing requirements are met across various design stages and process...

  • Static Timing Analysis

    2 days ago

    Bengaluru, Karnataka, India LeadSoc Technologies Pvt Ltd Full time ₹ 15,00,000 - ₹ 25,00,000 per year

    Static Timing Analysis (STA) Engineer Job DescriptionJob SummaryThe Static Timing Analysis (STA) Engineer will own the timing sign-off and closure for complex integrated circuits (ICs) and/or System-on-Chips (SoCs). This role involves defining and validating timing constraints, performing multi-mode multi-corner (MMMC) timing analysis, and collaborating with...

  • Lead Static Timing Analysis Engineer

    4 days ago

    Bengaluru, Karnataka, India Fiori Technology Solutions Inc Full time ₹ 20,00,000 - ₹ 25,00,000 per year

    We are seeking an experienced Lead STA Engineer to take ownership of the static timing closure process for complex ASIC/SoC designs. In this role, you will lead timing sign-off activities, coordinate with cross-functional teams, and ensure designs meet performance, power, and area targets while achieving first-pass silicon success.Key Responsibilities:Own...

  • Optimize Static Timing Flows

    2 weeks ago

    Bengaluru, Karnataka, India beBeeCadEngineer Full time ₹ 15,00,000 - ₹ 28,00,000

    Static Timing Analysis Engineer PositionThe position requires the development, maintenance, and optimization of static timing analysis (STA) flows and methodologies with a focus on Synopsys PrimeTime. A strong understanding of STA, CAD flow development, and scripting skills in TCL, Perl, and Python are essential.Key Responsibilities:Develop and optimize STA...

  • Static Timing Engineer

    2 weeks ago

    Bengaluru, Karnataka, India beBeeTiming Full time ₹ 21,00,000 - ₹ 25,10,000

    Static Timing Analysis Job OpportunityWe are looking for skilled STA engineers to join our team. As a STA engineer, you will play a crucial role in ensuring the timely and efficient completion of projects.The ideal candidate should have a minimum of 5+ years of experience in STA engineering. They should possess excellent knowledge of timing closure,...

  • Static Time Analysis Engineer

    3 weeks ago

    Bengaluru, Karnataka, India Capgemini Engineering Full time

    Job DescriptionKey Responsibilities:1. Timing Analysis & Closure- Perform setup, hold, and skew analysis across Full-Chip, Sub-system, and IP levels.- Achieve timing closure by resolving violations and optimizing paths.1. Constraint Development- Define and validate timing constraints (clocks, I/O delays, false/multi-cycle paths).- Integrate constraints from...

  • Static Time Analysis Engineer

    3 weeks ago

    Bengaluru, Karnataka, India Capgemini Engineering Full time

    Job Description Key Responsibilities: Timing Analysis & Closure Perform setup, hold, and skew analysis across Full-Chip, Sub-system, and IP levels. Achieve timing closure by resolving violations and optimizing paths. Constraint Development Define and validate timing constraints (clocks, I/O delays, false/multi-cycle paths). Integrate constraints from...

  • Static Time Analysis Engineer

    2 weeks ago

    Bengaluru, Karnataka, India Capgemini Engineering Full time

    Job Description Key Responsibilities: Timing Analysis & Closur e Perform setup, hold, and skew analysis across Full-Chip, Sub-system, and IP levels. Achieve timing closure by resolving violations and optimizing paths. Constraint Development Define and validate timing constraints (clocks, I/O delays, false/multi-cycle paths). Integrate...

  • STA Timing Engineer

    3 weeks ago

    Bengaluru, Karnataka, India Advanced Micro Devices (AMD) Full time

    Job Description- Lead and develop timing methodologies, establish SDC constraints, and automate processes for special timing checks, ensuring design convergence and managing ECOs effectively.- Perform static timing analysis setup and sign-off for multi-corner, multi-voltage processes to align with PPA targets, initially at the hierarchical level and...