STA(Static Timing Analysis) Engineer

2 weeks ago


Bengaluru, Karnataka, India Capgemini Engineering Full time

Experience: 5+years

Location: Bangalore

Job Description:

As an STA Engineer, you will be responsible for timing closure and verification of complex ASIC or SoC designs. You will work closely with cross-functional teams including physical design, logic design, and architecture to ensure timing requirements are met across various design stages and process corners.

Key Responsibilities:

  • Own full-chip and block-level timing closure across RTL, synthesis, and physical implementation stages.
  • Develop and validate timing constraints (SDC) for blocks, partitions, and full-chip designs.
  • Perform timing analysis using industry-standard tools (e.g., PrimeTime, Tempus).
  • Collaborate with design and architecture teams to define timing requirements and resolve timing violations.
  • Analyze timing scenarios, margins, and corner cases.
  • Integrate third-party IPs and derive timing signoff requirements.
  • Optimize timing paths and reduce signoff corners by merging modes.
  • Automate STA flows using scripting languages.
  • Support test mode timing closure (e.g., scan shift, scan capture, BIST).

Primary Skills:

  • Static Timing Analysis (STA): Deep expertise in STA tools like Synopsys PrimeTime, Cadence Tempus.
  • Timing Constraints Development: Proficient in writing and validating SDC constraints.
  • Scripting Languages: Strong skills in TCL, Perl, Python for automation.
  • ASIC/SoC Design Knowledge: Understanding of synthesis, physical design, and backend flows.
  • Corner and Mode Analysis: Experience with timing corners, process variations, and signal integrity.
  • Constraint Debugging: Familiarity with tools like Synopsys GCA (Galaxy Constraint Analyzer).

Secondary Skills:

  • Tool Proficiency: Experience with tools like Genus, Timevision, Fishtail, Tweaker.
  • Low-Power Design: Knowledge of UPF, multi-voltage domains, and power gating.
  • Custom IP Integration: Handling of PLLs, SerDes, ADC/DAC, GPIO, HSIO.
  • Communication & Collaboration: Strong interpersonal skills for cross-functional teamwork.
  • Mentorship: Ability to guide and mentor junior engineers.
  • Process Node Experience: Familiarity with advanced nodes (3nm, 5nm, 7nm, FinFET).


  • Bengaluru, Karnataka, India Capgemini Engineering Full time

    Experience: 5+yearsLocation: BangaloreJob Description:As an STA Engineer, you will be responsible for timing closure and verification of complex ASIC or SoC designs. You will work closely with cross-functional teams including physical design, logic design, and architecture to ensure timing requirements are met across various design stages and process...


  • Bengaluru, Karnataka, India Capgemini Engineering Full time

    Experience: 5+years Location: Bangalore Job Description: As an STA Engineer, you will be responsible for timing closure and verification of complex ASIC or SoC designs. You will work closely with cross-functional teams including physical design, logic design, and architecture to ensure timing requirements are met across various design stages and process...


  • Bengaluru, Karnataka, India Capgemini Engineering Full time

    Job DescriptionExperience: 5+yearsLocation: BangaloreJob Description:As an STA Engineer, you will be responsible for timing closure and verification of complex ASIC or SoC designs. You will work closely with cross-functional teams including physical design, logic design, and architecture to ensure timing requirements are met across various design stages and...


  • Bengaluru, Karnataka, India Fiori Technology Solutions Inc Full time ₹ 20,00,000 - ₹ 25,00,000 per year

    We are seeking an experienced Lead STA Engineer to take ownership of the static timing closure process for complex ASIC/SoC designs. In this role, you will lead timing sign-off activities, coordinate with cross-functional teams, and ensure designs meet performance, power, and area targets while achieving first-pass silicon success.Key Responsibilities:Own...


  • Bengaluru, Karnataka, India beBeeTiming Full time ₹ 2,02,55,680 - ₹ 2,51,90,200

    Job Title: Timing Optimization SpecialistThis is a critical role that requires deep expertise in Static Timing Analysis (STA) tools like Synopsys PrimeTime and Cadence Tempus. You will be responsible for owning full-chip and block-level timing closure across RTL, synthesis, and physical implementation stages.The ideal candidate will have a strong background...


  • Bengaluru, Karnataka, India beBeeCadEngineer Full time ₹ 15,00,000 - ₹ 28,00,000

    Static Timing Analysis Engineer PositionThe position requires the development, maintenance, and optimization of static timing analysis (STA) flows and methodologies with a focus on Synopsys PrimeTime. A strong understanding of STA, CAD flow development, and scripting skills in TCL, Perl, and Python are essential.Key Responsibilities:Develop and optimize STA...


  • Bengaluru, Karnataka, India beBeeTiming Full time ₹ 21,00,000 - ₹ 25,10,000

    Static Timing Analysis Job OpportunityWe are looking for skilled STA engineers to join our team. As a STA engineer, you will play a crucial role in ensuring the timely and efficient completion of projects.The ideal candidate should have a minimum of 5+ years of experience in STA engineering. They should possess excellent knowledge of timing closure,...


  • Bengaluru, Karnataka, India Capgemini Engineering Full time

    Job DescriptionKey Responsibilities:1. Timing Analysis & Closure- Perform setup, hold, and skew analysis across Full-Chip, Sub-system, and IP levels.- Achieve timing closure by resolving violations and optimizing paths.1. Constraint Development- Define and validate timing constraints (clocks, I/O delays, false/multi-cycle paths).- Integrate constraints from...


  • Bengaluru, Karnataka, India beBeeLeader Full time ₹ 2,00,00,000 - ₹ 2,50,00,000

    **Job Summary**As a leader in static timing analysis, you will be responsible for overseeing STA and place and route activities for complex subsystems. Your focus will be on achieving robust timing closure and physical implementation while optimizing power, performance, and area.Key Responsibilities:Develop and refine methodologies tailored to the unique...


  • Bengaluru, Karnataka, India Capgemini Engineering Full time

    Job Description Key Responsibilities: Timing Analysis & Closure Perform setup, hold, and skew analysis across Full-Chip, Sub-system, and IP levels. Achieve timing closure by resolving violations and optimizing paths. Constraint Development Define and validate timing constraints (clocks, I/O delays, false/multi-cycle paths). Integrate constraints from...