STA Engineer

4 weeks ago


New Delhi, India ACL Digital Full time

Job Title: STA EngineerLocation: Banglaore/HyderabadEmployment Type: Full-timeIndustry: Semiconductors / VLSI / ASIC DesignJob Summary:We are looking for a skilled and motivated STA Engineer to join our backend implementation team. The engineer will be responsible for RTL-to-GDSII implementation of complex SoC blocks or full-chip designs, targeting performance, power, and area (PPA) optimization and signoff closure.Key Responsibilities:- STA Engineer with 4+ years- Timing closure fundamentals - Constraint creation and maintenance exposure - DFT modes in STA timing closureInterested can share CV to Sharmila.b@acldigital.com


  • STA Engineers

    3 weeks ago


    New Delhi, India LeadSoc Technologies Pvt Ltd Full time

    Static Timing Analysis (STA) EngineerJob Summary The Static Timing Analysis (STA) Engineer will own the timing sign-off and closure for complex integrated circuits (ICs) and/or System-on-Chips (SoCs). This role involves defining and validating timing constraints, performing multi-mode multi-corner (MMMC) timing analysis, and collaborating with design and...

  • STA CAD Engineer

    4 weeks ago


    New Delhi, India ACL Digital Full time

    Greetings from ACL DigitalWe are looking for STA CAD Engineers.Experience Level:4+ years of STA CAD Job Description: STA CAD Engineer Location: Hyderabad and BangaloreJob Description: Bachelor's degree in Electrical or Computer Engineering and 4+ years STA (Timing, Constrains)/CAD experience or Master's degree and 2+ years' experience • Excellent...

  • STA Engineer

    3 weeks ago


    New Delhi, India Mirafra Technologies Full time

    Exp 5-8Yrs relevant Location- GermanyDeliverables and Results: Timing and power Signoff data Digital timing and power sign-off guidelines Reports, analysis and scripts (perl/python) to improve MethodologyRequirements: A sound knowledge in digital chip design including timing, power and IR drop analysis and verification as well as functional simulation Deep...


  • New Delhi, India L&T Technology Services Full time

    L&T Technology is looking to hire for STA Engineers.Job Location : BangaloreDetailed JD is below ::JD For STA Engineer-6+ ’ experience• Good knowledge of timing closure knowledge for high frequency timing, congestion, and area sensitive designs.• Can work closely with FE team for constraints development and constraints cleanup.• Work with...

  • Senior STA Architect

    4 weeks ago


    New Delhi, India Eximietas Design Full time

    Hello All,Eximietas Design Hiring STA Engineers/LeadsExperience: 8+ Years.Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA.Anyone with a Valid H1B or Already in US.Job Description:- Experience in Static Timing Analysis (STA) for ASIC designs. - Experience in developing timing constraints. - Experience in timing closure and...


  • New Delhi, India Eximietas Design Full time

    Hello All,Eximietas Design Hiring STA Engineers/LeadsExperience: 8+ Years.Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA.Anyone with a Valid H1B or Already in US.Job Description:- Experience in Static Timing Analysis (STA) for ASIC designs. - Experience in developing timing constraints. - Experience in timing closure and...


  • New Delhi, India L&T Technology Services Full time

    LTTS is hiring for PD/STA Engineers with 7-10 years of experience.Job Location : BangaloreBelow is the job description... The PD/STA Engineer will be responsible for pre-design and static timing analysis tasks to ensure efficient silicon bring-up and product success. Day-to-day tasks include collaborating with design teams, performing timing analysis, and...


  • New Delhi, India L&T Technology Services Full time

    LTTS is hiring for PD/STA Engineers with 7-10 years of experience.Job Location : BangaloreBelow is the job description...The PD/STA Engineer will be responsible for pre-design and static timing analysis tasks to ensure efficient silicon bring-up and product success. Day-to-day tasks include collaborating with design teams, performing timing analysis, and...


  • New Delhi, India ACL Digital Full time

    Looking for STA & Synthesis Engineer.Exp.-3.5+yrs.Job Location- Bangalore.Notice Period- Prefer Immediate joiner or less notice period.- Netlist and constraint sign in checks and validation. - Responsible to complete synthesis till final-opt with DFT insertion - Experience with sign-off Static Timing Analysis, Logic equivalency checks, and Static Low Power...

  • Lead STA

    4 weeks ago


    New Delhi, India Cadence System Design and Analysis Full time

    BE /BtechEXp- 5- 12 YrsWork on challenging DDR PHY IP & Testchip Physical Design from Netlist-to-GDS in tech nodes below 7nm.• Take ownership of one or more physical design blocks includes all of, floorplan, CTS, PNR, QRC, STA, PV & IR.• Contribute to design methodology, flow automation.• Innovate & implement Power, Performance and Area optimization...