Staff, Design Verification
3 days ago
We're looking for a passionate and hands-onRISC-V CPU Cluster/SoC DV Engineerto architect, develop, and evolve world-class verification infrastructure for high-performance RISC-V CPU clusters. If building from scratch, innovating on methodology, and collaborating with top-tier CPU designers excites you — read on. This role is hybrid, based out of Bangalore. We welcome candidates at various experience levels for this role. During the interview process, candidates will be assessed for the appropriate level, and offers will align with that level, which may differ from the one in this postingWho You Are You thrive in building robust verification environments using SystemVerilog, UVM and C++, and can define and drive verification plans independently. You bring a system-level mindset, with experience integrating multiple IPs into clusters or SoCs and verifying their interactions. You have a strong grasp of stimulus planning, debug techniques, and coverage closure for verifying complex hardware subsystems like caches, NoCs, and memory hierarchies. You’re comfortable working on features that span multiple IPs — such as coherence, security — and ensuring their correct behavior at the cluster or SoC level. What We Need A Bachelor’s or Master’s degree in Electrical Engineering, Computer Science, or a related field. 5- 12 years of Strong experience with System Verilog and UVM-based verification. Proven ability to drive subsystem or SoC-level DV projects with integration and system feature validation responsibilities. Familiarity with AXI/CHI protocols, System IPs flows (like debug/trace, power management), and integration flows for multi-IP verification environments. What You Will Learn Techniques to scale DV infrastructure for verifying high-performance RISC-V clusters and SoCs. How to verify multi-agent interactions across CPUs, system IPs and NoC or fabric components. Best practices for cross-IP feature convergence, integration-level planning, and reuse across cluster/SOC programs. How to collaborate with global teams across RTL, DV, software, and validation for cohesive system-level bring-up.
-
Senior Design Verification Architect
2 weeks ago
New Delhi, India Eximietas Design Full timeHi All, Eximietas Design Hiring Senior SoC Design Verification Architects / Sr. Manager. Experience: 10+ Years. Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA. Anyone with a Valid H1B or Already in US.Job Description: #Lead SoC Design Verification efforts for complex projects, ensuring successful execution of verification plans....
-
Senior SOC Design Verification Architect
2 weeks ago
New Delhi, India Eximietas Design Full timeHi All,Greetings' fromEximietas Design ....!We are HiringSenior SOC Design Verification Engineer. Experience: 8+ Years. Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA. Anyone with a Valid H1B or Already in US.Job Description: We are seeking an experienced and highly skilledSenior SOC Design Verification Engineerwith a strong...
-
Staff Engineer, Design Verification
6 days ago
New Delhi, India Analog Devices Full timeKey ResponsibilitiesStrategic Leadership: Architect and lead verification strategy for complex digital and mixed-signal designs, acting as a key contributor in critical verification environments Verification Architecture: Design and implement sophisticated UVM-based verification environments that ensure comprehensive test coverage and design quality...
-
Staff Engineer, Design Verification
3 weeks ago
New Delhi, India Analog Devices Full timeKey Responsibilities Strategic Leadership : Architect and lead verification strategy for complex digital and mixed-signal designs, acting as a key contributor in critical verification environments Verification Architecture : Design and implement sophisticated UVM-based verification environments that ensure comprehensive test coverage and design quality...
-
Staff Engineer, Design Verification
2 weeks ago
New Delhi, India Analog Devices Full timeKey Responsibilities- Strategic Leadership: Architect and lead verification strategy for complex digital and mixed-signal designs, acting as a key contributor in critical verification environments - Verification Architecture: Design and implement sophisticated UVM-based verification environments that ensure comprehensive test coverage and design quality -...
-
Staff Verification Design Engineer
2 weeks ago
New Delhi, India Semtech Full timeResponsibilities: Perform block and chip-level verification in register-transfer level (RTL), gate-level and analog/mixed-signal (AMS). Run digital/mixed-signal simulations as well as formal verification. Work closely with the design team to create verification strategy and detailed verification plan. Develop tests, run regressions and monitor coverage to...
-
Senior AMS Verification Engineer
1 week ago
New Delhi, India Eximietas Design Full timeHiring: Senior AMS Verification Leads & Architects Location: Bengaluru / Visakhapatnam Company: Eximietas DesignEximietas Hiring : Senior AMS Verification Engineers - 10+ YearsJob Description: Responsibilities: Lead AMS, including reviewing design specifications and defining and executing a verification plan to ensure compliance with specifications....
-
Senior AMS Verification Engineer
5 days ago
New Delhi, India Eximietas Design Full timeHiring: Senior AMS Verification Leads & ArchitectsLocation: Bengaluru / Visakhapatnam Company: Eximietas DesignEximietas Hiring : Senior AMS Verification Engineers - 10+ YearsJob Description: Responsibilities: Lead AMS, including reviewing design specifications and defining and executing a verification plan to ensure compliance with specifications....
-
Staff Verification Engineer
2 weeks ago
New Delhi, India Semtech Full timeResponsibilities: Perform block and chip-level verification in register-transfer level (RTL), gate-level and analog/mixed-signal (AMS). Run digital/mixed-signal simulations as well as formal verification. Work closely with the design team to create verification strategy and detailed verification plan. Develop tests, run regressions and monitor coverage to...
-
Sr. AMS Verification Engineers
1 week ago
New Delhi, India Eximietas Design Full timeEximietas Hiring : Senior AMS Verification Engineers - 4-8 YearsJob Description: Responsibilities: Lead AMS, including reviewing design specifications and defining and executing a verification plan to ensure compliance with specifications. Architect, implement, and automate analog, digital, and AMS test benches to verify pre-silicon designs. Build System...
