Staff Design Verification

5 days ago

New Delhi, India Analog Devices Full time

Job Responsibilities: Verification of complex designs such as accelerators/ datapath IP, processor core subsystems, complex interfaces/ protocols such as DDR/ Ethernet/ USBetc using leading edge methodologies likeUVM&Formal DV Architect the testbench and develop the verification environmentin UVM and Formal based verification approaches Define testplan, tests and verification methodology for block / sub-system level verification. Work with design team in generating test-plans and closure of code and functional coverage. Integrate the block testbench at sub-system level UVM environment and verify integration. Interact with analog co-sim and firmware team in enabling toplevel chip verification aspects Package verification environment for Digital IP for seamless integration into verification flow at different stages of execution Evaluate 3rd party IPs on key qualitative aspects such as design quality, robustness of Design Verification (DV) practice, ease of DV environment integration and make recommendations. Establish evaluation flows for home-grown & 3rd party IPs for consistent benchmarking of DV evaluation Build expertise on complex interfaces, peripherals & protocols such as DDR, Ethernet, eMMC/ SD, MIPI, Display Port, HDMI, PCIe, high speed D2D Support post-silicon verification activities of the products working with design, product evaluation and applications engineering teamPosition Requirements: Minimum B.E./ B.Tech degree in Electrical/Electronics/Computer science 7 - 10+ years' experience in design verification with UVM and constrained random, coverage-based verification approaches Strong understanding of DV concepts with an eye on developing scalable DV environment architecture that realizes first pass DV success Experience with translating Design Verification (DV) requirements such as test plans into a robust DV environment and generate coverage metrics for demonstrating DV convergence Adaptability to learn end application/systems and map into smart verification test plans Excellent debugging and analytical skills Good interpersonal, teamwork and communication skills to logically & effectively drive discussions with teams spread geographically Knowledge of Assertion based formal verification Understanding of standard on-chip interfaces such as APB/AHB/AXI/ Stream protocols is a strong plus Knowledge of Processor/SoC architecture and/or DSP fundamentals is a strong plus Experience with ASIC/ SoC product DV & productization is very desirable

  • Staff Design Verification

    1 week ago

    New Delhi, India Analog Devices Full time

    Job Responsibilities: Verification of complex designs such as accelerators/ datapath IP, processor core subsystems, complex interfaces/ protocols such as DDR/ Ethernet/ USBetc using leading edge methodologies likeUVM&Formal DV Architect the testbench and develop the verification environmentin UVM and Formal based verification approaches Define testplan,...

  • Senior Design Verification Lead

    2 days ago

    New Delhi, India Eximietas Design Full time

    Company:Eximietas Design... !Hiring: Senior Design Verification (PCIE) Engineers / Leads / Managers. Experience:8-20+ YearsLocations: Bengaluru, India Visakhapatnam, India San Jose (Bay Area), USA Austin, USA Eligibility (US Roles): Valid H1B or candidates already in the U.S.Job Description: #Lead SoC Design Verification efforts for complex projects,...

  • Senior Design Verification Lead

    3 weeks ago

    New Delhi, India Eximietas Design Full time

    Eximietas Hiring Senior Design Verification Engineers/Leads (PCIE) Experience: 8+ Years. Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA. Anyone with a Valid H1B or Already in US.Job Description: LeadSoC Design Verificationefforts for complex projects, ensuring successful execution of verification plans. Develop and...

  • Senior Design Verification Lead

    2 weeks ago

    New Delhi, India Eximietas Design Full time

    Eximietas Hiring Senior Design Verification Engineers/Leads (PCIE) Experience: 8+ Years. Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA. Anyone with a Valid H1B or Already in US.Job Description: LeadSoC Design Verificationefforts for complex projects, ensuring successful execution of verification plans. Develop and...

  • Senior Design Verification Lead

    2 weeks ago

    New Delhi, India Eximietas Design Full time

    Eximietas Hiring Senior Design Verification Engineers/Leads (PCIE) Experience: 8+ Years. Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA. Anyone with a Valid H1B or Already in US.Job Description: LeadSoC Design Verificationefforts for complex projects, ensuring successful execution of verification plans. Develop and...

  • Senior Design Verification Lead

    8 hours ago

    New Delhi, India Eximietas Design Full time

    Eximietas Hiring Senior Design Verification Engineers/Leads (PCIE) Experience: 8+ Years. Location: Bengaluru or San Jose, Bay Area, & Austin, USA. Anyone with a Valid H1B or Already in US.Job Description: LeadSoC Design Verificationefforts for complex projects, ensuring successful execution of verification plans. Develop and implementcomprehensive...

  • Staff Engineer, Design Verification

    4 weeks ago

    New Delhi, India Analog Devices Full time

    Key ResponsibilitiesStrategic Leadership: Architect and lead verification strategy for complex digital and mixed-signal designs, acting as a key contributor in critical verification environments Verification Architecture: Design and implement sophisticated UVM-based verification environments that ensure comprehensive test coverage and design quality...

  • Principal Verification Design Engineer

    6 days ago

    New Delhi, India Cadence System Design and Analysis Full time

    BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer. 5+ years of Design Verification experience with SV/UVM Strong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must. Design Verification experience verifying complex designs...

  • Principal Verification Design Engineer

    4 days ago

    New Delhi, India Cadence System Design and Analysis Full time

    - BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer. - 5+ years of Design Verification experience with SV/UVM - Strong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must. - Design Verification experience verifying complex...

  • Principal Verification Design Engineer

    4 days ago

    New Delhi, India Cadence System Design and Analysis Full time

    - BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer. - 5+ years of Design Verification experience with SV/UVM - Strong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must. - Design Verification experience verifying complex...