Staff Engineer, Design Verification
4 weeks ago
Key ResponsibilitiesStrategic Leadership: Architect and lead verification strategy for complex digital and mixed-signal designs, acting as a key contributor in critical verification environments Verification Architecture: Design and implement sophisticated UVM-based verification environments that ensure comprehensive test coverage and design quality Technical Mentorship: Guide and develop junior engineers, serving as a resource for colleagues with less experience while modeling professional behaviors Cross-Functional Direction: Coordinate work across organizational lines, collaborating with design teams on verification requirements and sign-off criteria Problem Resolution: Lead complex debugging efforts across RTL and gate-level simulations with minimal direction, developing resolutions that require in-depth analysis Coverage Closure: Drive functional and code coverage closure using advanced verification methodologies to ensure design accuracy Post-Silicon Support: Lead post-silicon validation activities, contributing expertise to address critical issues Customer Representation: Serve as principal customer contact on projects, representing ADI's technical excellence and customer commitmentMust Have Skills SystemVerilog and UVM Expertise: Expert-level knowledge of SystemVerilog and Universal Verification Methodology for architecting advanced verification environments for complex designs Test Planning and Strategy: Demonstrated ability to develop comprehensive verification plans that drive coverage-driven methodologies and verification closure Mixed-Signal Verification: Deep understanding of mixed-signal design principles and verification methodologies, with experience implementing sophisticated verification approaches Debugging Mastery: Advanced debugging skills across multiple design abstractions, with proven ability to resolve complex verification issues with minimal direction EDA Tool Proficiency: Extensive experience with electronic design automation tools (Cadence/Synopsys) and formal verification techniques Scripting and Automation: Advanced proficiency in Python, Perl, TCL, or Shell scripting for creating sophisticated verification automation frameworks Technical Leadership: Demonstrated ability to influence verification direction, mentor junior engineers, and drive methodology adoption across teams
-
Principal Verification Design Engineer
4 days ago
New Delhi, India Cadence System Design and Analysis Full time- BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer. - 5+ years of Design Verification experience with SV/UVM - Strong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must. - Design Verification experience verifying complex...
-
Principal Verification Design Engineer
4 days ago
New Delhi, India Cadence System Design and Analysis Full time- BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer. - 5+ years of Design Verification experience with SV/UVM - Strong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must. - Design Verification experience verifying complex...
-
Principal Verification Design Engineer
6 days ago
New Delhi, India Cadence System Design and Analysis Full timeBE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer. 5+ years of Design Verification experience with SV/UVM Strong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must. Design Verification experience verifying complex designs...
-
Staff Design Verification
1 week ago
New Delhi, India Analog Devices Full timeJob Responsibilities: Verification of complex designs such as accelerators/ datapath IP, processor core subsystems, complex interfaces/ protocols such as DDR/ Ethernet/ USBetc using leading edge methodologies likeUVM&Formal DV Architect the testbench and develop the verification environmentin UVM and Formal based verification approaches Define testplan,...
-
Staff Design Verification
6 days ago
New Delhi, India Analog Devices Full timeJob Responsibilities: Verification of complex designs such as accelerators/ datapath IP, processor core subsystems, complex interfaces/ protocols such as DDR/ Ethernet/ USBetc using leading edge methodologies likeUVM&Formal DV Architect the testbench and develop the verification environmentin UVM and Formal based verification approaches Define testplan,...
-
Staff Verification Engineer
7 days ago
New Delhi, India Advanced Micro Devices, Inc Full timeWHAT YOU DO AT AMD CHANGES EVERYTHING At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create...
-
Senior Design Verification Lead
2 days ago
New Delhi, India Eximietas Design Full timeCompany:Eximietas Design... !Hiring: Senior Design Verification (PCIE) Engineers / Leads / Managers. Experience:8-20+ YearsLocations: Bengaluru, India Visakhapatnam, India San Jose (Bay Area), USA Austin, USA Eligibility (US Roles): Valid H1B or candidates already in the U.S.Job Description: #Lead SoC Design Verification efforts for complex projects,...
-
Senior Design Verification Lead
3 weeks ago
New Delhi, India Eximietas Design Full timeEximietas Hiring Senior Design Verification Engineers/Leads (PCIE) Experience: 8+ Years. Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA. Anyone with a Valid H1B or Already in US.Job Description: LeadSoC Design Verificationefforts for complex projects, ensuring successful execution of verification plans. Develop and...
-
New Delhi, India Mulya Technologies Full timeStaff based SoC Design Verification Methodology Engineer We are a US based Stealth mode Start-up location: Hyderabad / Bangalore / Remote ( any where in India ) We unify the processes used in Semiconductor and Hardware Systems design - thus reducing bugs, improving efficiency and productivity Our breakthrough technology has drawn investment from Silicon...
-
New Delhi, India Mulya Technologies Full timeStaff based SoC Design Verification Methodology Engineer We are a US based Stealth mode Start-up location: Hyderabad / Bangalore / Remote ( any where in India ) We unify the processes used in Semiconductor and Hardware Systems design - thus reducing bugs, improving efficiency and productivity Our breakthrough technology has drawn investment from Silicon...
