Principal Verification Design Engineer
2 days ago
- BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer. - 5+ years of Design Verification experience with SV/UVM - Strong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must. - Design Verification experience verifying complex designs and leading projects from concept to verification closure. - Strong hands-on UVM and System Verilog coding experience and functional verification environment development is required.Prior experience in IP verification of memory IP (DDR/HBM/GDDR) would be an added advantage.
-
Principal Verification Design Engineer
2 days ago
New Delhi, India Cadence System Design and Analysis Full time- BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer. - 5+ years of Design Verification experience with SV/UVM - Strong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must. - Design Verification experience verifying complex...
-
Principal Verification Design Engineer
3 weeks ago
Delhi, India Cadence System Design and Analysis Full timeBE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer. 5+ years of Design Verification experience with SV/UVM Strong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must. Design Verification experience verifying complex designs...
-
Sr Principal PD Design Engineer
2 days ago
New Delhi, India Cadence System Design and Analysis Full timeThis is a full-time on-site role for a Sr Principal Physical Design Engineer based in Bengaluru. The engineer will be responsible for overseeing and contributing to the physical design process of complex IPs, especially Memory IPs with higher frequencies on latest Tech. nodes. Day-to-day tasks include floorplanning, placement, clock tree synthesis, routing,...
-
Sr Principal PD Design Engineer
2 days ago
New Delhi, India Cadence System Design and Analysis Full timeThis is a full-time on-site role for a Sr Principal Physical Design Engineer based in Bengaluru. The engineer will be responsible for overseeing and contributing to the physical design process of complex IPs, especially Memory IPs with higher frequencies on latest Tech. nodes. Day-to-day tasks include floorplanning, placement, clock tree synthesis, routing,...
-
New Delhi, India Mulya Technologies Full timePrincipal Gen AI based SoC Design Verification Methodology Engineer We are a US based Stealth mode Start-up location: Hyderabad / Bangalore / Remote ( any where in India ) We unify the processes used in Semiconductor and Hardware Systems design - thus reducing bugs, improving efficiency and productivity Our breakthrough technology has drawn investment from...
-
New Delhi, India Mulya Technologies Full timePrincipal Gen AI based SoC Design Verification Methodology Engineer We are a US based Stealth mode Start-up location: Hyderabad / Bangalore / Remote ( any where in India ) We unify the processes used in Semiconductor and Hardware Systems design - thus reducing bugs, improving efficiency and productivity Our breakthrough technology has drawn investment from...
-
ASIC Design Verification Engineer
2 weeks ago
New Delhi, India Proxelera Full timePosition: Senior/Principal ASIC Design Verification Engineer (SoC/Subsystem) Location: Bangalore Experience: 8+ YearsHiring Principal Design Verification Engineer with strong SoC/Sub-system level UVM experience for our opportunities in Bangalore and Hyderabad. If you’re passionate about tackling complex verification challenges, apply now to explore this...
-
ASIC Design Verification Engineer
2 days ago
New Delhi, India Proxelera Full timePosition: Senior/Principal ASIC Design Verification Engineer (SoC/Subsystem)Location: BangaloreExperience: 8+ YearsHiring Principal Design Verification Engineer with strong SoC/Sub-system level UVM experience for our opportunities in Bangalore and Hyderabad. If you’re passionate about tackling complex verification challenges, apply now to explore this role...
-
ASIC Design Verification Engineer
2 days ago
New Delhi, India Proxelera Full timePosition: Senior/Principal ASIC Design Verification Engineer (SoC/Subsystem)Location: BangaloreExperience: 8+ YearsHiring Principal Design Verification Engineer with strong SoC/Sub-system level UVM experience for our opportunities in Bangalore and Hyderabad. If you’re passionate about tackling complex verification challenges, apply now to explore this role...
-
ASIC Design Verification Engineer
2 weeks ago
New Delhi, India Proxelera Full timePosition: Senior/Principal ASIC Design Verification Engineer (SoC/Subsystem) Location: Bangalore Experience: 8+ YearsHiring Principal Design Verification Engineer with strong SoC/Sub-system level UVM experience for our opportunities in Bangalore and Hyderabad. If you’re passionate about tackling complex verification challenges, apply now to explore this...