Engineer - Physical Design & Verification

4 weeks ago

Pune, India Seagate Full time

The group is part of Seagate’s VLSI Organization spread globally across multiple sites. Seagate designs world class controller SoCs for their HDDs. The group is responsible for the development of full custom ASICs for leading edge storage solutions.

About the role - you will:

• Work closely in the Design Implementation team for physical design, physical verification & power related activities across various SoCs
• Own complete Physical Design & Physical Verification flow for multiple blocks
• Work on Floor planning, power planning, P&R, CTS, timing closure, IR analysis, and formal equivalence for block level, full chip hierarchical, and flat designs
• Own parasitic extraction, timing closure, signal integrity, and timing ECO generation/ implementation
• Work on creating setup and scripts for DRC, LVS, Antenna, and density checks, report generation, analysis, debug, and implementing the fixes in the physical design database
• Own complete IR/IVD & ESD analysis flow for multiple blocks and chip level
• Work on Power mesh creation at various IPs (analog, digital Hardmacs, pad-ring) and full chip level
• Work closely with full chip physical design activities like bumping and RDL routing
• Interface with full chip level engineers for chip finishing tasks such as LVS, DRC, Antenna check, etc

About you:

• Self-starter and self-motivated personality
• Ability to work with ASIC teams and other integration team members
• Capable of working with general instructions on routine work and detailed instruction on new projects
• Shares knowledge with others and is keen to build expertise by working collaboratively with team members
• Ability and willingness to work in a multi-cultural environment and across multiple timezones

Your experience includes:

• Experience/exposure to high-speed digital physical design and physical verification including ASIC through semi-custom high-speed digital designs from PD through tape out
• Hands-on experience on physical design / verification flow (floor planning, power planning, P&R, CTS, Timing closure, DRC, LVS). Exposure to EM, IR, low power design with UPF
• Technology node: 7nm/ 12nm/ 16nm/ 28nm
• Strong scripting skills using Tcl, PERL, and Make based flow
• Strong problem solving and debugging skills
• Good team player with strong verbal and written communication skills

Location:

Our site in Pune is dynamic, both in our cutting-edge, innovative work, as well as our vibrant on-sitefood, and athletic and personal development opportunities for our 400+ employees. You can enjoybreakfast, lunch, or dinner from one of four cafeterias in the park. Take a break from your workdayand participate in one of our many walkathons or compete against your colleagues in carrom, chessand table tennis. Learn about a technical topic outside your area of expertise at one of our monthlyTechnical Speaker Series, or attend one of the frequent on-site cultural festivals, celebrations, andcommunity volunteer opportunities.

Location : Pune, India
Travel : None

Innovation thrives in a culture that embraces different voices, where employees are equal contributors and are empowered to express themselves authentically. Building this culture takes constant work and willingness to be transparent about progress. Read more in our Diversity, Equity, and Inclusion, .

- Learn more about our commitment to the U.S. military and veteran community by watching this .
- 4th year in a row as a Best Employer for LGBTQ+ Equality
- 4th year in a row as a Best Company for Women in Technology

  • Principal Design Engineer(Physical Design)

    4 weeks ago

    Pune, India Cadence Design Systems Full time

    Position Description:Exp: 7-12 Yrs· Perform physical design implementation, including floor planning, power grid design, place and route, clock tree synthesis, timing closure, power/signal integrity signoff, physical verification (DRC/LVS/Antenna), EM/IR signoff, DFM Closure.· The candidate will have the opportunity to work on many varieties of challenging...

  • Principal Design Engineer(Physical Design)

    1 week ago

    pune, India Cadence Design Systems Full time

    Position Description:Exp: 7-12 Yrs· Perform physical design implementation, including floor planning, power grid design, place and route, clock tree synthesis, timing closure, power/signal integrity signoff, physical verification (DRC/LVS/Antenna), EM/IR signoff, DFM Closure.· The candidate will have the opportunity to work on many varieties of challenging...

  • Principal Design Engineer(Physical Design)

    4 weeks ago

    Pune, India Cadence Design Systems Full time

    Position Description: Exp: 7-12 Yrs · Perform physical design implementation, including floor planning, power grid design, place and route, clock tree synthesis, timing closure, power/signal integrity signoff, physical verification (DRC/LVS/Antenna), EM/IR signoff, DFM Closure.· The candidate will have the opportunity to work on many varieties of...

  • Principal Design Engineer(Physical Design)

    4 weeks ago

    Pune, India Cadence Design Systems Full time

    Position Description: Exp: 7-12 Yrs · Perform physical design implementation, including floor planning, power grid design, place and route, clock tree synthesis, timing closure, power/signal integrity signoff, physical verification (DRC/LVS/Antenna), EM/IR signoff, DFM Closure.· The candidate will have the opportunity to work on many varieties of...

  • Principal Design Engineer(Physical Design)

    4 weeks ago

    Pune, India Cadence Design Systems Full time

    Position Description: Exp: 7-12 Yrs · Perform physical design implementation, including floor planning, power grid design, place and route, clock tree synthesis, timing closure, power/signal integrity signoff, physical verification (DRC/LVS/Antenna), EM/IR signoff, DFM Closure. · The candidate will have the opportunity to work on many varieties of...

  • Engineer - Physical Design & Verification

    1 hour ago

    Pune, India Seagate Full time

    The group is part of Seagate’s VLSI Organization spread globally across multiple sites. Seagate designs world class controller SoCs for their HDDs. The group is responsible for the development of full custom ASICs for leading edge storage solutions.About the role - you will:• Work closely in the Design Implementation team for physical design, physical...

  • Engineer - Physical Design & Verification

    1 week ago

    pune, India Seagate Full time

    The group is part of Seagate’s VLSI Organization spread globally across multiple sites. Seagate designs world class controller SoCs for their HDDs. The group is responsible for the development of full custom ASICs for leading edge storage solutions. About the role - you will: • Work closely in the Design Implementation team for physical...

  • Physical Verification Engineer

    4 weeks ago

    pune, India Kiash Solutions LLp Full time

    Job Description:We are seeking a skilled Physical Verification Engineer with 5 - 12 years of experience to join our team. The ideal candidate will have expertise in physical design implementation and signoff at the block level, particularly at 16/7nm technology nodes. Key responsibilities include floor planning, clock tree synthesis (CTS), static timing...

  • Physical Verification Engineer

    3 weeks ago

    Bangalore/Hyderabad/Pune, IN Kiash Solutions LLp Full time

    Job Description:We are seeking a skilled Physical Verification Engineer with 5 - 12 years of experience to join our team. The ideal candidate will have expertise in physical design implementation and signoff at the block level, particularly at 16/7nm technology nodes. Key responsibilities include floor planning, clock tree synthesis (CTS), static timing...

  • Physical Verification Engineer

    2 weeks ago

    Bangalore/Hyderabad/Pune, India Kiash Solutions LLp Full time

    Job Description:We are seeking a skilled Physical Verification Engineer with 5 - 12 years of experience to join our team. The ideal candidate will have expertise in physical design implementation and signoff at the block level, particularly at 16/7nm technology nodes. Key responsibilities include floor planning, clock tree synthesis (CTS), static timing...

  • Principal Design Engineer

    4 weeks ago

    Pune, India Cadence Design Systems, Inc. Full time

    Description Exp- 8- 12 Yrs Education: BE/ B Tech/ ME/ M Tech / MS B.Tech/BE/ME/Mtech with hands-on experience physical design , timing closure and physical verification. Exp with ASIC design flow, hierarchical physical design strategies, methodologies and understand deep sub-micron technology issues. Solid knowledge on physical design flow, Timing...

  • Principal Design Engineer

    1 week ago

    pune, India Cadence Design Systems, Inc. Full time

    Description Exp- 8- 12 Yrs Education: BE/ B Tech/ ME/ M Tech / MS B.Tech/BE/ME/Mtech with hands-on experience physical design , timing closure and physical verification. Exp with ASIC design flow, hierarchical physical design strategies, methodologies and understand deep sub-micron technology issues. Solid knowledge on physical design...

  • Principal Design Engineer

    1 hour ago

    Pune, India Cadence Design Systems, Inc. Full time

    DescriptionExp- 8- 12 YrsEducation: BE/ B Tech/ ME/ M Tech / MSB.Tech/BE/ME/Mtech with hands-on experience physical design , timing closure and physical verification.Exp with ASIC design flow, hierarchical physical design strategies, methodologies and understand deep sub-micron technology issues.Solid knowledge on physical design flow, Timing closure and...

  • Physical Design Engineer

    3 weeks ago

    Bangalore/Ahmedabad/Pune/Hyderabad, IN Vintronics Consulting Full time

    Physical Design : 5 to 12 Years Location - Bangalore, Hyderabad, Ahmedabad, NoidaRoles :- In Depth experience in Physical Design Implementation & Signoff at block level at 16/7nm technology nodes. - Good exposure in Floor planning, CTS, STA, Physical Verification, Basic understanding of timing constraints. - Good exposure to...

  • Physical Design Engineer

    4 weeks ago

    Bangalore,Ahmedabad,Pune,Hyderabad, India Vintronics Consulting Full time

    Physical Design : 5 to 12 Years Location - Bangalore, Hyderabad, Ahmedabad, NoidaRoles :- In Depth experience in Physical Design Implementation & Signoff at block level at 16/7nm technology nodes. - Good exposure in Floor planning, CTS, STA, Physical Verification, Basic understanding of timing constraints. - Good exposure to...

  • Engineer - Physical Design

    2 hours ago

    Pune, India Seagate Full time

    The group is responsible for development of full custom ASICs for leading edge storage solutions.About the role - you will:Work closely in Design Implementation team for physical design, physical verification & powerrelated activities across various SoCsBe able to work on block level Physical Design implementation using EDA toolsWork on Physical design tasks...

  • Engineer - Physical Design

    4 weeks ago

    Pune, India Seagate Full time

    The group is responsible for development of full custom ASICs for leading edge storage solutions. About the role - you will: Work closely in Design Implementation team for physical design, physical verification & powerrelated activities across various SoCs Be able to work on block level Physical Design implementation using EDA tools Work on...

  • Design Verification Engineer

    4 weeks ago

    pune, India Wipro Full time

    Job Title: Design Verification EngineerLocation: Pune, IndiaExperience: 5yrs to 15yrsJob Description:Expertise in SV-UVM, Testbench development from scratchRISC-V processor based verification experienceProtocols experience - PCIe/CXL/UCIe/DDR/Ethernet

  • Engineer - Physical Design

    1 week ago

    pune, India Seagate Full time

    The group is responsible for development of full custom ASICs for leading edge storage solutions. About the role - you will: Work closely in Design Implementation team for physical design, physical verification & powerrelated activities across various SoCs Be able to work on block level Physical Design implementation using EDA tools ...

  • Design Verification Engineer

    4 weeks ago

    Pune, India Wipro Full time

    Job Title: Design Verification EngineerLocation: Pune, IndiaExperience: 5yrs to 15yrsJob Description:Expertise in SV-UVM, Testbench development from scratchRISC-V processor based verification experienceProtocols experience - PCIe/CXL/UCIe/DDR/Ethernet