
Staff Design Constraints Engineer
5 days ago
Job ID
Date posted Aug. 18, 2025
Location Bengaluru, India
Category Design Engineering
Responsibilities
As a creative Design Constraints Engineer, you will be part of the Front-End Design team, developing, validating, optimizing, and handing off constraints for complex SoCs, ensuring robust timing closure and seamless integration across the various stages of SOC design cycle.
Your key responsibilities will include creating and maintaining Design constraints, validating them using industry standard STA tools and handing off to the Implementation teams.
You will closely work with the Design team to capture the Design constraints.
You will be validating these constraints using industry standard constraint validation tools like Time Vision and other equivalent tools.
You will partner with the Implementation teams to resolve timing and constraint-related issues.
You will also contribute to developing and enhancing the design methodologies used by the team.
You will guide and support other members of the team as needed to enable the successful completion of project activities.
Required Skills and Experience:
Bachelor's or master's degree on Electrical & Electronics Engineering, VLSI or an equivalent discipline.
Experience of 8+ years working in Design, Synthesis and Design constraints of complex Subsystems or SoCs
Strong expertise in SDC syntax and timing constraint methodologies
Expertise in Constraints development and validation tools such as Time Vision, or any equivalent
Proficient in STA tools such asSynopsys PrimeTime, Cadence Tempus, or equivalent
Experience in synthesis tools (Design Compiler, Genus) and PnR tools (ICC2, Innovus) preferred
Familiarity with multi-mode multi-corner (MMMC) timing closure
Proficient in Perl, Python, Tcl or other scripting language
Good communication (written, verbal, presentations) skills.
Desired Skills and Experience:
Experience leading Synthesis and Design constraints for Subsystems or SoCs
Knowledge of clock-domain crossing (CDC) and asynchronous design constraints
Familiarity with formal verification of constraints.
Exposure to high-speed interface constraints (DDR, PCIe, etc.).
Knowledge of DFT and Physical Implementation
Experience with ARM-based designs and/or ARM System Architectures
Accommodations at Arm
At Arm, we want to build extraordinary teams. If you need an adjustment or an accommodation during the recruitment process, please email To note, by sending us the requested information, you consent to its use by Arm to arrange for appropriate accommodations. All accommodation or adjustment requests will be treated with confidentiality, and information concerning these requests will only be disclosed as necessary to provide the accommodation. Although this is not an exhaustive list, examples of support include breaks between interviews, having documents read aloud, or office accessibility. Please email us about anything we can do to accommodate you during the recruitment process.
Hybrid Working at Arm
Arm's approach to hybrid working is designed to create a working environment that supports both high performance and personal wellbeing. We believe in bringing people together face to face to enable us to work at pace, whilst recognizing the value of flexibility. Within that framework, we empower groups/teams to determine their own hybrid working patterns, depending on the work and the team's needs. Details of what this means for each role will be shared upon application. In some cases, the flexibility we can offer is limited by local legal, regulatory, tax, or other considerations, and where this is the case, we will collaborate with you to find the best solution. Please talk to us to find out more about what this could look like for you.
Equal Opportunities at Arm
Arm is an equal opportunity employer, committed to providing an environment of mutual respect where equal opportunities are available to all applicants and colleagues. We are a diverse organization of dedicated and innovative individuals, and don't discriminate on the basis of race, color, religion, sex, sexual orientation, gender identity, national origin, disability, or status as a protected veteran.
-
Senior Synthesis and Constraints Expert
2 days ago
Bengaluru, Karnataka, India beBeeSynthesis Full time ₹ 1,50,00,000 - ₹ 2,50,00,000Synthesis and Timing Constraints EngineerWe are seeking a highly skilled Senior Synthesis/Constraints Engineer to lead our digital circuit design and verification efforts.Key Responsibilities:Synthesis and timing constraint engineering for block, subsystem, partition, and full-chip designs.Expertise in EDA tools such as Cadence Genus & Fishtail.Experience...
-
Synthesis and Timing Constraint Specialist
7 days ago
Bengaluru, Karnataka, India beBeeSynthesis Full time ₹ 2,00,00,000 - ₹ 2,50,00,000Senior Synthesis Engineer PositionWe are seeking a seasoned Synthesis and Timing Constraint Expert to join our team. The ideal candidate will have extensive experience in leading synthesis and timing constraint projects from inception to delivery.Responsibilities:• Design and implement high-performance, low-power digital circuits using advanced EDA tools...
-
Senior Timing Constraints Specialist
7 days ago
Bengaluru, Karnataka, India beBeeEngineer Full time ₹ 1,04,000 - ₹ 1,30,878Job DescriptionWe are seeking a highly skilled and experienced Timing Constraints Engineer to join our team. As a member of the ASIC design team, you will play a key role in developing complex timing constraints that enable first-pass silicon success.The ideal candidate will have a deep understanding of static timing analysis (STA) and experience with...
-
Senior Synthesis/Constraints Specialist
1 week ago
Bengaluru, Karnataka, India beBeePhysicalDesign Full time ₹ 30,00,000 - ₹ 40,00,000Job DescriptionWe are seeking a highly skilled Senior Synthesis/Constraints Specialist to join our team.The ideal candidate will have 8+ years of experience in the field and expertise in EDA tools such as Cadence Genus & Fishtail. Key Responsibilities:Synthesis and Timing Constraint Specialist: responsible for optimizing synthesis PPA, hierarchical partition...
-
STA Engineer
5 days ago
Bengaluru, Karnataka, India Eximietas Design Full time US$ 1,50,000 - US$ 2,00,000 per yearWe are seeking an exceptional STA Engineer to take a key role in our semiconductor designteam. As STA Engineer you will get opportunity to work with talented and passionate STAengineers and create designs that push the envelope on performance, energy efficiency andscalability. you will lead the STA for cutting-edge high speed and complex large ASIC. Youwill...
-
Staff UX Designer
4 days ago
Bengaluru, Karnataka, India Palo Alto Networks Full time ₹ 15,00,000 - ₹ 20,00,000 per yearYour Career Palo Alto Networks is building a world-class UX team. To support our rapid growth, we are continuing to look for top-notch UX professionals to expand the team. As a Staff UX Designer, you will design and shape our UX vision and processes, and you will champion great design throughout the company. As a self-starter, you must demonstrate...
-
Bengaluru, Karnataka, India Synopsys Inc Full timeJob descriptionIn this role, you will be creating UVM testbenches for a SoC and IP, as well as tests, regressions, and functional coverage to achieve zero bug escapes.You will interface with the designers to develop the test plans, and from that develop testcases and coverage to thoroughly verify the RTL.Your regressions will grow to cover the full...
-
Bengaluru, Karnataka, India Synopsys Inc Full timeJob descriptionIn this role, you will be creating UVM testbenches for a SoC and IP, as well as tests, regressions, and functional coverage to achieve zero bug escapes.You will interface with the designers to develop the test plans, and from that develop testcases and coverage to thoroughly verify the RTL. Your regressions will grow to cover the full...
-
Bengaluru, Karnataka, India Synopsys Inc Full timeJob description In this role, you will be creating UVM testbenches for a SoC and IP, as well as tests, regressions, and functional coverage to achieve zero bug escapes. You will interface with the designers to develop the test plans, and from that develop testcases and coverage to thoroughly verify the RTL. Your regressions will grow to cover the full...
-
Bengaluru, Karnataka, India Synopsys Inc Full timeJob descriptionIn this role, you will be creating UVM testbenches for a SoC and IP, as well as tests, regressions, and functional coverage to achieve zero bug escapes.You will interface with the designers to develop the test plans, and from that develop testcases and coverage to thoroughly verify the RTL. Your regressions will grow to cover the full...