Sr. RTL Engineer

2 days ago


Hyderabad, Telangana, India CONSTELLI Full time ₹ 8,00,000 - ₹ 24,00,000 per year

About Us

We are a dynamic team of young engineers, domain experts, and seasoned sales professionals dedicated to providing comprehensive turnkey solutions for complex challenges in Signal Processing. Our expertise spans the cutting-edge technologies in Signal Processing, addressing critical needs in the Defence and Aerospace sectors. Our offerings encompass a wide range of solutions, from tactical radios and radar systems to extensive research and mission-critical applications.

about the role

We are looking for a highly skilled RTL Software Engineer with hands-on experience in FPGA design, RTL coding, and digital signal processing. In this role, you will design, implement, simulate, and test high-performance signal processing systems on FPGA platforms. You will work closely with cross-functional teams to ensure successful integration of hardware and software. This position demands strong technical acumen in Verilog/VHDL, hardware debugging, and a solid understanding of DSP, RF systems, and high-speed interfaces. If you're passionate about developing hardware-accelerated solutions in defence-grade environments, we welcome your application.

Responsibilities

  • Develop, simulate, and test signal processing algorithms using Verilog/VHDL
  • Implement DSP/RF algorithms on Xilinx, Altera, Microchip, and custom FPGA boards
  • Perform hardware-software integration, verification, and performance optimization
  • Interface with RF daughter cards, FMC modules, and high-speed data transfer protocols
  • Work with parallel/memory protocols like AXI, DDR4/DDR5, SPI, and LVDS
  • Collaborate with project teams to meet design specifications and delivery timelines
  • Prepare design documentation, test reports, and verification plans
  • Contribute to innovation through research and continuous learning
  • Support debugging and performance tuning across FPGA platforms
  • Communicate progress and challenges effectively within the engineering team

Qualification

  • Bachelor's/Master's in Electronics & Communication Engineering from a reputed institution
  • 4–6 years of experience in RTL design and FPGA development (Xilinx, Altera, etc.)
  • Strong coding skills in Verilog and VHDL for signal processing applications
  • Hands-on experience with FPGA tools, boards, and RF interface integration
  • Knowledge of DSP, radar systems, and electronic warfare (EW) concepts
  • Familiarity with protocols like PCIe, Aurora, 10G/25G/100G Ethernet, Serial RapidIO, and USB 3.x
  • Understanding of parallel and memory protocols (AXI4, DDR4/5, SPI, LVDS)
  • Exposure to network protocols (UDP, TCP/IP)
  • Additional knowledge in C/C++, MATLAB, or LabVIEW is a plus
  • Excellent communication, documentation, and quick learning skills

Employee status and commitments

  • Permanent full-time position located at our Hyderabad office, with regular on-site visits to clients and vendor locations.
  • Overtime may be necessary to ensure the timely delivery of client projects.
  • Weekend work is uncommon but may occasionally be required.

Why join US?

  • Culture of Excellence:
    We are committed to fostering a culture where every individual can thrive, grow, and make a difference.
  • Opportunities for Growth:
    We believe in investing in our people and providing opportunities for professional development and advancement.
  • Collaborative Culture:
    Join a collaborative and supportive work environment where your contributions are valued and recognized.
  • Innovative Environment:
    Be part of a team that thrives on innovation and is committed to pushing the boundaries of RF technology.

  • RTL Design Engineer

    13 hours ago


    Hyderabad, Telangana, India ACL Digital Full time ₹ 4,00,000 - ₹ 12,00,000 per year

    RTL Design EngineerSkill: ASIC RTL Design with LINT, CDC. Experience: 1 to 3 Years Notice Period: Immediate to 15 days Share your updated resume now.

  • RTL Design Engineer

    4 weeks ago


    Hyderabad, Telangana, India ACL Digital Full time

    Position: RTL Design Engineer Experience: 5 - 8 Years Qualifications: BE/Btech in ECE/EEE Responsibilities - The candidate should have strong RTL design experience. Strong design experience in Ethernet IPs or Ethernet protocol domain. Knowledge in Verilog/VHDL languages Scripting languages: TCL/Perl/Python (any one). Knowledge of AXI Protocols.


  • Hyderabad, Telangana, India SEMI LEAF Full time ₹ 20,00,000 - ₹ 25,00,000 per year

    Dear Connections,We are Hiring "RTL Design Engineer"·      Location: Bangalore/Hyderabad·      Experience: 4+ YearsJob Summary :We are looking for highly skilled RTL Design Engineers with proven hands-on experience in at least three end-to-end production-grade projects.The ideal candidate should have a strong foundation in RTL coding...

  • Sr. Design Engineer

    1 week ago


    Hyderabad, Telangana, India ACL Digital Full time ₹ 9,00,000 - ₹ 12,00,000 per year

    Sr. Design Engineer - PPRTL / Prime PowerJob Description:Experience in ASIC design flow and EDA tools experience such as PPRTL, PowerArtist and PrimePower or other power analysis/simulation toolsAnalyze design metrics and make implementation choices to optimize PPAScripting language experience: Python, perl, shell preferred.Exposure to RTL design and...


  • Hyderabad, Telangana, India AideWiser SolTek Full time ₹ 1,04,000 - ₹ 1,30,878 per year

    ASIC RTL Design EngineerJob Description:Exp: 5 to 8 yrsLocation: HyderabadGood knowledge on the digital concepts and ASIC flowExperience in RTL coding is a must.Must have hands on experience with SoC design and integration.Experience in Verilog/System-Verilog is a must.knowledge of AMBA protocols - AXI, AHB, APBBasic knowledge on verificationUnderstanding of...

  • Rtl Design Engineer

    2 weeks ago


    Hyderabad, Telangana, India Randstad Full time ₹ 8,00,000 - ₹ 24,00,000 per year

    Job Title: RTL Design Engineer Work Mode: HybridLocation: NoidaJob Description• Work together with system architects and micro architects to define high level specificationsthat are implementable.• Contribute to RTL development including running tool flows like lint, CDC, Conformal lowpower and DFT checks• Work closely with functional verification...

  • RTL Design Engineer

    3 days ago


    Hyderabad, Telangana, India, Telangana ACL Digital Full time

    Position: RTL Design EngineerExperience: 5 - 8 YearsQualifications: BE/Btech in ECE/EEEResponsibilities -The candidate should have strong RTL design experience.Strong design experience in Ethernet IPs or Ethernet protocol domain.Knowledge in Verilog/VHDL languagesScripting languages: TCL/Perl/Python (any one).Knowledge of AXI Protocols.


  • Hyderabad, Telangana, India Centaurus Technologies and Systems Private Limited Full time

    Job SummaryWe are seeking a talented FPGA RTL Design Engineer to design, implement, and verify digital logic using VHDL/Verilog for FPGA-based systems. The ideal candidate will be responsible for the full FPGA development lifecycle, from architecture design to verification, synthesis, implementation, and lab validation. You'll work closely with system...


  • Hyderabad, Telangana, India Centaurus Technologies and Systems Private Limited Full time ₹ 9,00,000 - ₹ 12,00,000 per year

    Job SummaryWe are seeking a talentedFPGA RTL Design Engineerto design, implement, and verify digital logic using VHDL/Verilog for FPGA-based systems. The ideal candidate will be responsible for the full FPGA development lifecycle, from architecture design to verification, synthesis, implementation, and lab validation. You'll work closely with system...


  • Hyderabad, Telangana, India Wisig Networks Full time ₹ 15,00,000 - ₹ 25,00,000 per year

    7+years of experience in RTL design and verification.Proven experience with digital logic design using Verilog, VHDL, or System Verilog.Experience with simulation tools such as VCS, QuestaSim, or similar.Hands-on experience with RTL design tools (e.g., Synopsys Design Compiler, Cadence Genus).Develop RTL code based on system-level specifications using...