Lead DFT Engineer

18 hours ago


Bengaluru, Karnataka, India ACL Digital Full time ₹ 20,00,000 - ₹ 25,00,000 per year

Job Title:
Lead DFT Engineer

Experience:
7+ Years

Location:
Bangalore

Employment Type:
Full-time

Industry:
Semiconductors / ASIC / SoC Design

Job Summary:

We are looking for a
Lead DFT Engineer
to drive DFT architecture, planning, and implementation across complex SoC/ASIC designs. As a technical leader, you will mentor junior engineers, collaborate with cross-functional teams, and ensure world-class testability and manufacturability of silicon products.

Key Responsibilities:

  • Define and drive DFT strategy and architecture for multiple ASIC/SoC projects.
  • Lead implementation and verification of DFT features like:
  • Scan insertion and compression (e.g., EDT)
  • ATPG pattern generation and fault grading
  • MBIST and Logic BIST insertion and validation
  • Boundary scan (IEEE 1149.1/1149.6), IJTAG (1687)
  • Manage end-to-end DFT flow — from RTL to gate-level netlist and silicon bring-up.
  • Collaborate with RTL, STA, PD, and test engineering teams for seamless integration.
  • Perform pattern generation, fault simulation, and debug test coverage gaps.
  • Own DFT signoff, timing closure (DFT-related paths), and ATE pattern delivery.
  • Support silicon bring-up, test vector validation on ATE, and yield optimization.
  • Mentor and guide junior DFT engineers; conduct design reviews and training sessions.
  • Develop and maintain DFT automation scripts and infrastructure.

Required Skills and Experience:

  • B.E./B.Tech or M.E./M.Tech in Electronics, Electrical, or VLSI Design.
  • 7+ years of experience in DFT for complex ASIC or SoC designs.
  • Expertise in scan insertion, compression, ATPG, MBIST, and boundary scan.
  • Hands-on experience with DFT tools such as:
  • Synopsys:
    DFT Compiler, TetraMAX, TestMAX
  • Siemens EDA:
    Tessent ScanPro, MBIST, IJTAG
  • Cadence/others:
    Modus, Encounter Test
  • Strong knowledge of RTL design, STA, and synthesis flows.
  • Proficient in scripting languages (Python, Perl, Tcl) for flow automation.
  • Deep understanding of silicon test challenges and test coverage improvement.
  • Strong leadership, team collaboration, and communication skills.

Preferred Qualifications:

  • Experience with hierarchical DFT and low-power DFT methodologies (UPF).
  • Exposure to post-silicon validation and failure analysis.
  • Familiarity with safety-critical designs (ISO and functional safety.
  • Experience working in advanced nodes (e.g., 7nm, 5nm, FinFET).

Why Join Us?

  • Lead DFT for high-performance, next-gen SoCs and ASICs.
  • Collaborate with top-tier engineers and global semiconductor leaders.
  • Competitive salary, leadership exposure, and fast-track growth opportunities.

Interested can share CV to


  • Lead DFT Engineer

    2 weeks ago


    Bengaluru, Karnataka, India Tech Mahindra Full time ₹ 20,00,000 - ₹ 25,00,000 per year

    Open position:- Lead DFT EngineerExperience: - 7+ yearsLocation:- BangaloreNP: - Immediate to 15 daysJD: -Experience with DFT tools such as Synopsys DFT Compiler, Test Kompress and Xelium.Minimum 7+ years of experience in DFT engineering, with a focus on Scan Insertion and ATPG, ICL, SSNStrong knowledge of DFT techniques such as Scan Chains, ATPG, Boundary...

  • Lead DFT Engineer

    5 days ago


    Bengaluru, Karnataka, India Evnek Full time ₹ 12,00,000 - ₹ 36,00,000 per year

    Job Title:Lead DFT EngineerLocation:BengaluruExperience:12+ YearsNotice Period: 30daysRole OverviewWe are seeking an experiencedLead DFT Engineerto drive the integration and optimization ofDesign-for-Test (DFT) architecturein our LiDAR SoCs. In this role, you will own DFT strategy, planning, implementation, and validation across our high-performance silicon...

  • Lead DFT Engineer

    3 weeks ago


    Bengaluru, Karnataka, India eInfochips (An Arrow Company) Full time

    We are hiring for DFT Engineers.Experience- 8+ yearsLocation- Bangalore, Ahmedabad, Hyderabad, NoidaEducational Qualification(s)BE/ME*Detailed Description of the Job Profile• Incumbent will be responsible for Scan insertion and validation, BIST, MBIST insertion and validation, ATPG, IP tests and Pattern Validation w/wo Timing, DFT mode timing analysis and...

  • DFT LEAD Engineer

    4 weeks ago


    Bengaluru, Karnataka, India Arm Full time

    Job OverviewArm's DFT methodology team works on DFT flows and methodology for projects, including soft IP, hard macros, SOCs and physical library IP across all the Arm design sites. In addition, this team builds and drives DFT methodology and flows throughout all of Arm and works to get support from EDA vendors to support our...

  • Lead DFT Engineer

    3 weeks ago


    Bengaluru, Karnataka, India eInfochips (An Arrow Company) Full time

    We are hiring for DFT Engineers.Experience- 8+ yearsLocation- Bangalore, Ahmedabad, Hyderabad, NoidaEducational Qualification(s)BE/ME*Detailed Description of the Job Profile• Incumbent will be responsible for Scan insertion and validation, BIST, MBIST insertion and validation, ATPG, IP tests and Pattern Validation w/wo Timing, DFT mode timing analysis and...

  • Lead DFT Engineer

    5 days ago


    Bengaluru, Karnataka, India eInfochips (An Arrow Company) Full time ₹ 20,00,000 - ₹ 25,00,000 per year

    We are hiring for DFT Engineers.Experience- 8+ yearsLocation-Bangalore, Ahmedabad, Hyderabad, NoidaEducational Qualification(s)BE/ME*Detailed Description of the Job Profile• Incumbent will be responsible for Scan insertion and validation, BIST, MBIST insertion and validation, ATPG, IP tests and Pattern Validation w/wo Timing, DFT mode timing analysis and...

  • DFT Lead Engineer

    3 weeks ago


    Bengaluru, Karnataka, India 7Rays Semiconductors Full time

    Job Description-The candidate is expected to have clear understanding of IJTAG, P1500 protocols and should have hands on experience of at least one of these.The candidate is expected to have clear understanding of BSCAN,MBIST, SCAN, ATPG and Simulation concepts.Must be hands-on with MBIST insertion, Scan Insertion, ATPG pattern generation and simulations,...

  • DFT Lead Engineer

    4 weeks ago


    Bengaluru, Karnataka, India 7Rays Semiconductors Full time

    Job Description-The candidate is expected to have clear understanding of IJTAG, P1500 protocols and should have hands on experience of at least one of these.The candidate is expected to have clear understanding of BSCAN,MBIST, SCAN, ATPG and Simulation concepts.Must be hands-on with MBIST insertion, Scan Insertion, ATPG pattern generation and simulations,...

  • DFT Lead Engineer

    3 weeks ago


    Bengaluru, Karnataka, India ACL Digital Full time

    DFT Lead :Work Location - BangaloreExperience - 7+ YearsDesired Skills and Experience –· 7+ years of experience/concept on all aspects of DFT i.e. SCAN/ATPG, MBIST, Boundary Scan.· DFT logic integration and verification.· Experience in debugging low coverage and DRC fixes· Gate Level ATPG simulation with and without timing.· Pattern generation,...

  • DFT Lead Engineer

    4 weeks ago


    Bengaluru, Karnataka, India ACL Digital Full time

    DFT Lead : Work Location - Bangalore Experience - 7+ Years Desired Skills and Experience – · 7+ years of experience/concept on all aspects of DFT i.e. SCAN/ATPG, MBIST, Boundary Scan. · DFT logic integration and verification. · Experience in debugging low coverage and DRC fixes · Gate Level ATPG simulation with and without timing. · Pattern...